| 数据搜索系统,热门电子元器件搜索 |
|
ST7263 数据表(PDF) 32 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7263 数据表(HTML) 32 Page - STMicroelectronics |
|
32 / 109 page ![]() ST7263 32/109 5.2 MISCELLANEOUS REGISTER Address: 0009h — Read/Write Reset Value: 1111 0000 (F0h) Bit 7:4 = Reserved Bit 3 = LVD Low Voltage Detector. This bit is set by software and only cleared by hard- ware after a reset. 0: LVD enabled 1: LVD disabled Bit 2 = CLKDIV Clock Divider. This bit is set by software and only cleared by hard- ware after a reset. If this bit is set, it enables the use of a 12 MHz external oscillator (refer to Figure 10 on page 17). 0: 24 MHz external oscillator 1: 12 MHz external oscillator. Bit 1 = USBOE USB enable. If this bit is set, the port PC2 outputs the USB out- put enable signal (at “1” when the ST7 USB is transmitting data). Unused bits 7-4 are set. Bit 0 = MCO Main Clock Out selection This bit enables the MCO alternate function on the PA0 I/O port. It is set and cleared by software. 0: MCO alternate function disabled (I/O pin free for general-purpose I/O) 1: MCO alternate function enabled (fCPU on I/O port) 70 -- -- LVD CLKDIV USBOE MCO |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |