数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7263 数据表(PDF) 102 Page - STMicroelectronics

部件名 ST7263
功能描述  LOW SPEED USB 8-BIT MCU FAMILY with up to 16K MEMORY, up to 512 BYTES RAM, 8-BIT ADC, WDG, TIMER, SCI & I2C
PDF  109 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7263 数据表(HTML) 102 Page - STMicroelectronics

Back Button ST7263 Datasheet HTML 98Page - STMicroelectronics ST7263 Datasheet HTML 99Page - STMicroelectronics ST7263 Datasheet HTML 100Page - STMicroelectronics ST7263 Datasheet HTML 101Page - STMicroelectronics ST7263 Datasheet HTML 102Page - STMicroelectronics ST7263 Datasheet HTML 103Page - STMicroelectronics ST7263 Datasheet HTML 104Page - STMicroelectronics ST7263 Datasheet HTML 105Page - STMicroelectronics ST7263 Datasheet HTML 106Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 102 / 109 page
background image
ST7263
102/109
7.9 8-BIT ADC CHARACTERISTICS
*Note:
ADC Accuracy vs. Negative Injection Current:
For Iinj-=0.8mA, the typical leakage induced inside the die is 1.6µA and the effect on the ADC accuracy is a loss of 1 LSB
by 10K
Ω increase of the external analog source impedance.
These measurements results and recommandations are done in the worst condition of injection:
- negative injection
- injection to an Input with analog capability ,adjacent to the enabled Analog Input
- at 5V VDD supply, and worse temperature case.
OE
GE
1 LSB(ideal)
1LSB
i deal
V
DDA
V
SSA
256
-----------------------------------------
=
Vin (LSBideal)
(1) Example of an actual transfer curve
(2) The ideal transfer curve
(3) End point correlation line
TUE=Total Unadjusted Error: maximum deviation
between the actual and the ideal transfer curves.
OE=Offset Error: deviation between the first actual
transition and the first ideal one.
GE=Gain Error: deviation between the last ideal
transition and the last actual one.
DLE=Differential Linearity Error: maximum devia-
tion between actual steps and the ideal one.
ILE=Integral Linearity Error: maximum deviation
between any actual transition and the end point
correlation line.
Digital Result ADCDR
255
254
253
5
4
3
2
1
0
7
6
123
456
7
253 254 255 256
(1)
(2)
TUE
DLE
ILE
(3)
VDDA
VSSA
ADC Analog to Digital Converter (8-bit)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
|TUE|
Total unadjusted error*
fADC=fCPU=4MHz
VDD=VDDA=5V
2
LSB
OE
Offset error*
-1
1
GE
Gain Error*
-2
2
|DLE|
Differential linearity error*
1
|ILE|
Integral linearity error*
2
VAIN
Conversion range voltage
VSSA
VDDA
V
IADC
A/D conversion supply current
fADC=fCPU=4MHz
VDD=VDDA=5V
1mA
tSTAB
Stabilization time after enable ADC
30
µs
tLOAD
Sample capacitor loading time
8
32
µs
1/fADC
tCONV
Hold conversion time
8
32
µs
1/fADC
RAIN
External input resistor
20
ΚΩ
RADC
Internal input resistor
18
ΚΩ
CSAMPLE Sample capacitor
22
pF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com