数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADE7166 数据表(PDF) 88 Page - Analog Devices

部件名 ADE7166
功能描述  Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADE7166 数据表(HTML) 88 Page - Analog Devices

Back Button ADE7166 Datasheet HTML 84Page - Analog Devices ADE7166 Datasheet HTML 85Page - Analog Devices ADE7166 Datasheet HTML 86Page - Analog Devices ADE7166 Datasheet HTML 87Page - Analog Devices ADE7166 Datasheet HTML 88Page - Analog Devices ADE7166 Datasheet HTML 89Page - Analog Devices ADE7166 Datasheet HTML 90Page - Analog Devices ADE7166 Datasheet HTML 91Page - Analog Devices ADE7166 Datasheet HTML 92Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 88 / 148 page
background image
ADE75xx/ADE71xx
Preliminary Technical Data
Rev. PrE | Page 88 of 148
I2CSTAT
I2C Interrupt Status register
TIMECON.7
RTC Midnight flag
IRTC
TIMECON.2
RTC Alarm flag
WDT (Watchdog Timer)
WDCON.2
WDS
Watchdog Timeout flag
A functional block diagram of the interrupt system is shown in
Figure 62. Note that the PSM interrupt is the only interrupt in
the highest priority level.
If an external wakeup event occurs to wake the
ADE75XX/ADE71XX from PSM2, a pending external interrupt
will be generated. When the EX0 or EX1 bits are set in the
Interrupt Enable SFR (IE, 0xA8) to enable external interrupts,
the program counter will be loaded with the IE0 or IE1
interrupt vector. The IE0 and IE1 interrupt flags in the TCON
register will not be affected by events that occur when the 8052
MCU core is shut down during PSM2 — see the Power Supply
Monitor Interrupt (PSM) section.
The RTC, temperature ADC and I2C/SPI interrupts are latched
such that pending interrupts cannot be cleared without entering
their respective interrupt service routines. Clearing the RTC
Midnight and Alarm flags will not clear a pending RTC
interrupt. Similarly, clearing the I2C/SPI status bits in the SPI
Interrupt Status Register SFR (SPISTAT, 0xEA) will not cancel a
pending I2C/SPI interrupt. These interrupts will remain
pending until the RTC or I2C/SPI interrupt vectors are enabled.
Their respective interrupt service routines will be entered
shortly thereafter.
Figure 62 shows how the interrupts are cleared when the
interrupt service routines are entered. Some interrupts with
multiple interrupt sources are not automatically cleared,
specifically the PSM, ADE, UART and Timer 2 interrupt
vectors. Note that the INT0 and INT1 interrupts are only
cleared if the external interrupt is configured to be triggered by
a falling edge, by setting IT0 in the Timer/Counter 0 and 1
Control SFR (TCON, 0x88). If INT0 or INT1 is configured to
interrupt on a low level, the interrupt service routine will be
reentered until the respective pin goes high.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com