数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ORSPI4 数据表(PDF) 105 Page - Lattice Semiconductor

部件名 ORSPI4
功能描述  Dual SPI4 Interface and High-Speed SERDES FPSC
PDF  263 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LATTICE [Lattice Semiconductor]
网页  http://www.latticesemi.com
标志 LATTICE - Lattice Semiconductor

ORSPI4 数据表(HTML) 105 Page - Lattice Semiconductor

Back Button ORSPI4 Datasheet HTML 101Page - Lattice Semiconductor ORSPI4 Datasheet HTML 102Page - Lattice Semiconductor ORSPI4 Datasheet HTML 103Page - Lattice Semiconductor ORSPI4 Datasheet HTML 104Page - Lattice Semiconductor ORSPI4 Datasheet HTML 105Page - Lattice Semiconductor ORSPI4 Datasheet HTML 106Page - Lattice Semiconductor ORSPI4 Datasheet HTML 107Page - Lattice Semiconductor ORSPI4 Datasheet HTML 108Page - Lattice Semiconductor ORSPI4 Datasheet HTML 109Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 105 / 263 page
background image
Lattice Semiconductor
ORCA ORSPI4 Data Sheet
105
Backplane Transceiver Core Detailed Description
The following sections describe the various logic blocks in the SERDES portion of the FPSC. For a detailed
description of the programmable logic functions, please see the ORCA Series 4 FPGA Data Sheet and related
application and technical notes.
The major functional blocks in the SERDES include:
• One SERializer-DESerializer (SERDES) block and Clock and Data Recovery (CDR) circuitry
• 8b/10b encoder/decoders
• Transmit pre-emphasis circuitry
• 4-to-1 multiplexers (MUX) and 1-to-4 demultiplexers (DEMUX)
• Fibre channel synchronization state machine
• XAUI link alignment state machine
• Alignment FIFOs
A top level block diagram of the SERDES Logic is shown in Figure 48.
Figure 48. Top Level Block Diagram, SERDES Embedded Core Logic
RCK78
Core
→FPGA Receive low-speed clock to FPGA—SERDES Quad.
RSYS_CLK_1
FPGA
→ Core Low-speed receive FIFO clock for channels A, B
RSYS_CLK_2
FPGA
→ Core Low-speed receive FIFO clock for channels C, D
CV_SELx
FPGA
→ Core Enable detection of code violations in the incoming data
SYS_RST_N
FPGA
→ Core Synchronous reset of the channel alignment blocks.
FPGA_RESET_FC
FPGA
→ Core Disables access to SERDES when high
Logic Common to Quad
Channel B
Channel D
Backplane
Serial
Links
Receive Channel A
2:1 MUX
(x40)
DEMUX
Block
Link State
Machine
RX SER-
DES Block
Multi -
Channel
Alignment
Block
TX SERDES
Block
Interface and
MUX Block
Transmit Channel A
RCK78
TCK78
MRWDA[39:0]
CV_SELA
RWCKA
TSYS_CLK_A
TWDA[31:0]
TCOMMA[3:0]
.
.
.
FPGA
Logic
.
.
.
HDOUT[P:N]_A
HDIN[P:N]_A
REFCLK[P:N]
2
Channel C
2
2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com