数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STPCC0366BTC3 数据表(PDF) 26 Page - STMicroelectronics

部件名 STPCC0366BTC3
功能描述  PC Compatible Embeded Microprocessor
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STPCC0366BTC3 数据表(HTML) 26 Page - STMicroelectronics

Back Button STPCC0366BTC3 Datasheet HTML 22Page - STMicroelectronics STPCC0366BTC3 Datasheet HTML 23Page - STMicroelectronics STPCC0366BTC3 Datasheet HTML 24Page - STMicroelectronics STPCC0366BTC3 Datasheet HTML 25Page - STMicroelectronics STPCC0366BTC3 Datasheet HTML 26Page - STMicroelectronics STPCC0366BTC3 Datasheet HTML 27Page - STMicroelectronics STPCC0366BTC3 Datasheet HTML 28Page - STMicroelectronics STPCC0366BTC3 Datasheet HTML 29Page - STMicroelectronics STPCC0366BTC3 Datasheet HTML 30Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 51 page
background image
STRAP OPTIONS
26/51
Release 1.4
Release B
This is preliminary information on a new product now in developement. Details are subject to change without notice
Note;
1) This Strap Option selects between two different functional blocks, the first is the ISA and the other is
the VGA block.
3.1 STRAP REGISTER DESCRIPTION
Strap Option [16:0] are reserved.
3.1.1 STRAP REGISTER 2 INDEX 4CH (STRAP2)
Bits 4-0 of this register reflect the status of pins MD[20:16] respectively. Bit 5 of this register reflect the sta-
tus of pin MD[23]. Bit 4 is writeable, writes to other bits in this register have no effect. They are use by the
chip as follows:
Bit 4-2; Reserved
Bit 1; This bit reflects the value sampled on MD[17] pin and controls the PCI clock output as follows:
0: PCI clock output = HCLK / 2
1: PCI clock output = HCLK / 3
Bit 0; Reserved
This register defaults to the values sampled on MD[23] & MD[20:16] pins after reset.
3.1.2 HCLK PLL STRAP REGISTER 0 INDEX 5FH (HCLK_Strap)
Bits 5-0 of this register reflect the status of pins MD[26:21] respectively.
They are use by the chip as follows:
Bits 5-3 These pins reflect the value sampled on MD[26:24] pins respectively and control the Host clock
frequency synthesizer.
Bit 2-0; Reserved
This register defaults to the values sampled on above pins after reset.
MD39
Reserved
Pull up
MD40
CPU
CPU Mode
User defined
DX1
DX2
MD41
Reserved
Pull down
MD42
Reserved
Pull down
MD43
Reserved
Pull down
Memory
Data
Lines
Note
Refer to
Designation
Location
Actual
Settings
Set to ’0’
Set to ’1’



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com