数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STPCC0366BTC3 数据表(PDF) 29 Page - STMicroelectronics

部件名 STPCC0366BTC3
功能描述  PC Compatible Embeded Microprocessor
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STPCC0366BTC3 数据表(HTML) 29 Page - STMicroelectronics

Back Button STPCC0366BTC3 Datasheet HTML 25Page - STMicroelectronics STPCC0366BTC3 Datasheet HTML 26Page - STMicroelectronics STPCC0366BTC3 Datasheet HTML 27Page - STMicroelectronics STPCC0366BTC3 Datasheet HTML 28Page - STMicroelectronics STPCC0366BTC3 Datasheet HTML 29Page - STMicroelectronics STPCC0366BTC3 Datasheet HTML 30Page - STMicroelectronics STPCC0366BTC3 Datasheet HTML 31Page - STMicroelectronics STPCC0366BTC3 Datasheet HTML 32Page - STMicroelectronics STPCC0366BTC3 Datasheet HTML 33Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 51 page
background image
ELECTRICAL SPECIFICATIONS
29/51
Release B
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
4.1 DC Characteristics
Notes:
1. MHz ratings refer to CPU clock frequency.
2. Not 100% tested.
4.1 AC Characteristics
Table 4.4 through Table 4.9 list the AC character-
istics including output delays, input setup require-
ments, input hold requirements and output float
delays. These measurements are based on the
measurement points identified in Figure 4.1. The
rising clock edge reference level VREF , and other
reference levels are shown in Table 4.3 below for
the STPC Consumer-S. Input or output signals
must cross these levels during testing.
Figure 4.1 shows output delay (A and B) and input
setup and hold times (C and D). Input setup and
hold times (C and D) are specified minimums, de-
fining the smallest acceptable sampling window a
synchronous input signal must be stable for cor-
rect operation.
Note: Refer to Figure 4.1.
Table 4.2. DC Characteristics
Recommended Operating conditions : VDD = 3.3V
±0.3V, Tcase = 0 to 100°C unless otherwise specified
Symbol
Parameter
Test condit ions
Min
Typ
Max
Unit
VDD
Operating Voltage
3.0
3.3
3.6
V
PDD
Supply Power
VDD = 3.3V, HCLK = 66Mhz
3.2
3.9
W
HCLK
Internal Clock
(Note 1)
75
Mhz
VREF
DAC Voltage Reference
1.215
1.235
1.255
V
VOL
Output Low Voltage
ILoad =1.5 to 8mA depending of the pin
0.5
V
VOH
Output High Voltage
ILoad =-0.5 to -8mA depending of the pin
2.4
V
VIL
Input Low Voltage
Except XTALI
-0.3
0.8
V
XTALI
-0.3
0.9
V
VIH
Input High Voltage
Except XTALI
2.1
VDD+0.3
V
XTALI
2.35
VDD+0.3
V
ILK
Input Leakage Current
Input, I/O
-5
5
µA
CIN
Input Capacitance
(Note 2)
pF
COUT
Output Capacitance
(Note 2)
pF
CCLK
Clock Capacitance
(Note 2)
pF
Table 4.3. Drive Level and Measurement Points for Switching Characteristics
Symbol
Value
Units
VREF
1.5
V
VIHD
3.0
V
VILD
0.0
V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com