H8SLASH3028F datasheet(451/923 Pages) RENESAS

451 / 923 page

Rev. 2.00, 09/03, page 421 of 890

11.2.7

Next Data Enable Register A (NDERA)

NDERA is an 8-bit readable/writable register that enables or disables TPC output groups 1 and 0

(TP7 to TP0) on a bit-by-bit basis.

Bit

Initial value

Read/Write

NDER00

R/W

NDER1

R/W

NDER2

R/W

NDER3

R/W

NDER4

R/W

NDER5

R/W

NDER6

R/W

NDER7

R/W

Next data enable 7 to 0

These bits enable or disable

TPC output groups 1 and 0

If a bit is enabled for TPC output by NDERA, then when the 16-bit timer compare match event

selected in the TPC output control register (TPCR) occurs, the NDRA value is automatically

transferred to the corresponding PADR bit, updating the output value. If TPC output is disabled,

the bit value is not transferred from NDRA to PADR and the output value does not change.

NDERA is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in

software standby mode.

Bits 7 to 0—Next Data Enable 7 to 0 (NDER7 to NDER0): These bits enable or disable TPC

output groups 1 and 0 (TP7 to TP0) on a bit-by-bit basis.

Bits 7 to 0

NDER7 to NDER0

Description

TPC outputs TP7 to TP0 are disabled

(NDR7 to NDR0 are not transferred to PA7 to PA0)

(Initial value)

TPC outputs TP7 to TP0 are enabled

(NDR7 to NDR0 are transferred to PA7 to PA0)

H8/3028F 数据表(PDF) 451 Page - Renesas Technology Corp

H8/3028F 数据表(HTML) 451 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载