H8SLASH3028F datasheet(19/923 Pages) RENESAS

19 / 923 page

Rev. 2.00, 09/03, page xix of xxx

5.1.4

5.2

Register Descriptions......................................................................................................... 83

5.2.1

System Control Register (SYSCR) ...................................................................... 83

5.2.2

Interrupt Priority Registers A and B (IPRA, IPRB) ............................................. 84

5.2.3

IRQ Status Register (ISR) .................................................................................... 90

5.2.4

IRQ Enable Register (IER)................................................................................... 91

5.2.5

IRQ Sense Control Register (ISCR)..................................................................... 92

5.3

Interrupt Sources ............................................................................................................... 93

5.3.1

External Interrupts................................................................................................ 93

5.3.2

Internal Interrupts................................................................................................. 94

5.3.3

Interrupt Vector Table.......................................................................................... 94

5.4

Interrupt Operation ............................................................................................................ 98

5.4.1

Interrupt Handling Process................................................................................... 98

5.4.2

Interrupt Sequence................................................................................................ 103

5.4.3

Interrupt Response Time ...................................................................................... 104

5.5

Usage Notes....................................................................................................................... 105

5.5.1

Contention between Interrupt and Interrupt-Disabling Instruction ...................... 105

5.5.2

Instructions that Inhibit Interrupts ........................................................................ 106

5.5.3

Interrupts during EEPMOV Instruction Execution .............................................. 106

Section 6 Bus Controller.................................................................................................... 107

6.1

Overview ........................................................................................................................... 107

6.1.1

Features ................................................................................................................ 107

6.1.2

Block Diagram ..................................................................................................... 109

6.1.3

Pin Configuration ................................................................................................. 110

6.1.4

6.2

Register Descriptions......................................................................................................... 112

6.2.1

Bus Width Control Register (ABWCR) ............................................................... 112

6.2.2

Access State Control Register (ASTCR).............................................................. 113

6.2.3

Wait Control Registers H and L (WCRH, WCRL) .............................................. 113

6.2.4

Bus Release Control Register (BRCR)................................................................. 117

6.2.5

Bus Control Register (BCR)................................................................................. 118

6.2.6

Chip Select Control Register (CSCR) .................................................................. 121

6.2.7

DRAM Control Register A (DRCRA) ................................................................. 122

6.2.8

DRAM Control Register B (DRCRB).................................................................. 124

6.2.9

Refresh Timer Control/Status Register (RTMCSR)............................................. 126

6.2.10 Refresh Timer Counter (RTCNT) ........................................................................ 128

6.2.11 Refresh Time Constant Register (RTCOR).......................................................... 128

6.2.12 Address Control Register (ADRCR) .................................................................... 129

6.3

Operation........................................................................................................................... 130

6.3.1

Area Division ....................................................................................................... 130

6.3.2

Bus Specifications ................................................................................................ 132

6.3.3

Memory Interfaces ............................................................................................... 133

H8/3028F 数据表(PDF) 19 Page - Renesas Technology Corp

H8/3028F 数据表(HTML) 19 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载