数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8/3028F 数据表(PDF) 685 Page - Renesas Technology Corp

部件名 H8/3028F
功能描述  Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8/3028F 数据表(HTML) 685 Page - Renesas Technology Corp

Back Button H8/3028F Datasheet HTML 681Page - Renesas Technology Corp H8/3028F Datasheet HTML 682Page - Renesas Technology Corp H8/3028F Datasheet HTML 683Page - Renesas Technology Corp H8/3028F Datasheet HTML 684Page - Renesas Technology Corp H8/3028F Datasheet HTML 685Page - Renesas Technology Corp H8/3028F Datasheet HTML 686Page - Renesas Technology Corp H8/3028F Datasheet HTML 687Page - Renesas Technology Corp H8/3028F Datasheet HTML 688Page - Renesas Technology Corp H8/3028F Datasheet HTML 689Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 685 / 923 page
background image
Rev. 2.00, 09/03, page 655 of 890
Condition
f = 2 M to 25 MHz
Item
Symbol
Min
Max
Unit
Test Conditions
Bus request setup time
tBRQS
25
—
ns
Figure 21.16
Bus acknowledge delay
time 1
tBACD1
—30
ns
Bus acknowledge delay
time 2
tBACD2
—30
ns
Bus-floating time
tBZD
—30
ns
RAS precharge time
tRP
1.5 tcyc – 25
—
ns
CAS precharge time
tCP
0.5 tcyc – 15
—
ns
Figure 21.17 to
figure 21.19
Row address hold time
tRAH
0.5 tcyc – 15
—
ns
RAS delay time 1
tRAD1
—25
ns
RAS delay time 2
tRAD2
—30
ns
CAS delay time 1
tCASD1
—25
ns
CAS delay time 2
tCASD2
—25
ns
WE delay time
tWCD
—25
ns
CAS pulse width 1
tCAS1
1.5 tcyc – 20
—
ns
CAS pulse width 2
tCAS2
1.0 tcyc – 20
—
ns
CAS pulse width 3
tCAS3
1.0 tcyc – 20
—
ns
RAS access time
tRAC
—
2.5 tcyc – 40
ns
Address access time
tAA
—
2.0 tcyc – 50
ns
CAS access time
tCAC
—
1.5 tcyc – 50
ns
WE setup time
tWCS
0.5 tcyc – 20
—
ns
WE hold time
tWCH
0.5 tcyc – 15
—
ns
Write data setup time
tWDS
0.5 tcyc – 20
—
ns
WE write data hold time
tWDH
0.5 tcyc – 15
—
ns
CAS setup time 1
tCSR1
0.5 tcyc – 20
—
ns
CAS setup time 2
tCSR2
0.5 tcyc – 15
—
ns
CAS hold time
tCHR
0.5 tcyc – 15
—
ns
RAS pulse width
tRAS
1.5 tcyc – 15
—
ns
Signal rise time (all input
pins except EXTAL)
tSR
—
100
ns
Figure 21.28
Signal fall time (all input
pins except EXTAL)
tSF
—
100
ns
Note: In order to secure the address hold time relative to the rise of the
RD strobe, address
update mode 2 should be used. For details see section 6.3.5, Address Output Method.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com