数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

PSD913F2 数据表(PDF) 79 Page - STMicroelectronics

部件名 PSD913F2
功能描述  Configurable Memory System on a Chip for 8-Bit Microcontrollers
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

PSD913F2 数据表(HTML) 79 Page - STMicroelectronics

Back Button PSD913F2 Datasheet HTML 75Page - STMicroelectronics PSD913F2 Datasheet HTML 76Page - STMicroelectronics PSD913F2 Datasheet HTML 77Page - STMicroelectronics PSD913F2 Datasheet HTML 78Page - STMicroelectronics PSD913F2 Datasheet HTML 79Page - STMicroelectronics PSD913F2 Datasheet HTML 80Page - STMicroelectronics PSD913F2 Datasheet HTML 81Page - STMicroelectronics PSD913F2 Datasheet HTML 82Page - STMicroelectronics PSD913F2 Datasheet HTML 83Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 91 page
background image
PSD9XX Family
PSD935G2
78
Microcontroller Interface – PSD935G2 AC/DC Parameters
(3.0 V to 3.6 V Versions)
Symbol
Parameter
Min
Typ
Max
Unit
Flash Program
8.5
sec
Flash Bulk Erase (Preprogrammed to 00) (Note 1)
3
30
sec
Flash Bulk Erase
10
sec
tWHQV3
Sector Erase (Preprogrammed to 00)
1
30
sec
tWHQV2
Sector Erase
2.2
sec
tWHQV1
Word Program
14
1200
µs
Program/Erase Cycles (Per Sector)
100,000
cycles
tWHWLO
Sector Erase Time-Out
100
µs
tQ7VQV
DQ7 Valid to Output Valid (Data Polling)
30
ns
(Note 2)
Flash Program, Write and Erase Times (3.0 V to 3.6 V Versions)
-90
-12
Symbol
Parameter
Conditions
Min
Max
Min
Max
Unit
tISCCF
TCK Clock Frequency (except for PLD)
(Note 1)
15
12
MHz
tISCCH
TCK Clock High Time
(Note 1)
30
40
ns
tISCCL
TCK Clock Low Time
(Note 1)
30
40
ns
tISCCF-P
TCK Clock Frequency (for PLD only)
(Note 2)
2
2
MHz
tISCCH-P
TCK Clock High Time (for PLD only)
(Note 2)
240
240
ns
tISCCL-P
TCK Clock Low Time (for PLD only)
(Note 2)
240
240
ns
tISCPSU
ISC Port Set Up Time
11
12
ns
tISCPH
ISC Port Hold Up Time
5
5
ns
tISCPCO
ISC Port Clock to Output
26
32
ns
tISCPZV
ISC Port High-Impedance to Valid Output
26
32
ns
tISCPVZ
ISC Port Valid Output to High-Impedance
26
32
ns
ISC Timing (3.0 V to 3.6 V Versions)
NOTES: 1. Programmed to all zeros before erase.
2. The polling status DQ7 is valid tQ7VQV ns before the data DQ0-7 is valid for reading.
NOTES: 1. For “non-PLD” programming, erase or in ISC by-pass mode.
2. For program or erase PLD only.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com