数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PSD913F2 数据表(PDF) 49 Page - STMicroelectronics

部件名 PSD913F2
功能描述  Configurable Memory System on a Chip for 8-Bit Microcontrollers
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

PSD913F2 数据表(HTML) 49 Page - STMicroelectronics

Back Button PSD913F2 Datasheet HTML 45Page - STMicroelectronics PSD913F2 Datasheet HTML 46Page - STMicroelectronics PSD913F2 Datasheet HTML 47Page - STMicroelectronics PSD913F2 Datasheet HTML 48Page - STMicroelectronics PSD913F2 Datasheet HTML 49Page - STMicroelectronics PSD913F2 Datasheet HTML 50Page - STMicroelectronics PSD913F2 Datasheet HTML 51Page - STMicroelectronics PSD913F2 Datasheet HTML 52Page - STMicroelectronics PSD913F2 Datasheet HTML 53Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 91 page
background image
PSD9XX Family
PSD935G2
48
Control
Direction
VM
Defined In
Register
Register
Register
Mode
PSDsoft
Setting
Setting
Setting
Declare
0
1 = output,
MCU I/O
pins only
(Note 1)
0 = input
NA
Declare pins
PLD I/O
and logic or chip
NA
NA
select equations
Data Port
Selected for
(Port F)
MCU with
NA
NA
NA
non-mux bus
Address Out
Declare
11
NA
(Port E, F, G)
pins only
Address In
Declare pins
(Port A,B,C,D,F)
NA
NA
NA
JTAG ISP
Declare pins
NA
NA
NA
only
Table 17. Port Operating Mode Settings
*NA = Not Applicable
NOTE: 1. Control Register setting is not applicable to Ports A, B and C.
9.4.2.1 MCU I/O Mode
In the MCU I/O Mode, the microcontroller uses the PSD935G2 ports to expand its own
I/O ports. By setting up the CSIOP space, the ports on the PSD935G2 are mapped into the
microcontroller address space. The addresses of the ports are listed in Table 6.
A port pin can be put into MCU I/O mode by writing a ‘0’ to the corresponding bit in the
Control Register (Port E, F and G). The MCU I/O direction may be changed by writing
to the corresponding bit in the Direction Register. See the subsection on the Direction
Register in the “Port Registers” section. When the pin is configured as an output, the
content of the Data Out Register drives the pin. When configured as an input, the
microcontroller can read the port input through the Data In buffer. See Figure 20.
Ports A, B and C do not have Control Registers, and are in MCU I/O mode by default.
They can be used for PLD I/O if they are specified in PSDsoft.
9.4.2.2 PLD I/O Mode
The PLD I/O Mode uses a port as an input to the CPLD’s Input Micro
⇔Cells, and/or
as an output from the GPLD. The corresponding bit in the Direction Register must not be
set to ‘1’ if the pin is defined as a PLD input pin in PSDsoft. The PLD I/O Mode is specified
in PSDsoft by declaring the port pins, and then specifying an equation in PSDsoft.
The
PSD935G2
Functional
Blocks
(cont.)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com