数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM8L151C4 数据表(PDF) 77 Page - STMicroelectronics

部件名 STM8L151C4
功能描述  8-bit ultralow power MCU, up to 32 KB Flash, 1 KB Data EEPROM RTC, LCD, timers, USART, I2C, SPI, ADC, DAC, comparators
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM8L151C4 数据表(HTML) 77 Page - STMicroelectronics

Back Button STM8L151C4 Datasheet HTML 73Page - STMicroelectronics STM8L151C4 Datasheet HTML 74Page - STMicroelectronics STM8L151C4 Datasheet HTML 75Page - STMicroelectronics STM8L151C4 Datasheet HTML 76Page - STMicroelectronics STM8L151C4 Datasheet HTML 77Page - STMicroelectronics STM8L151C4 Datasheet HTML 78Page - STMicroelectronics STM8L151C4 Datasheet HTML 79Page - STMicroelectronics STM8L151C4 Datasheet HTML 80Page - STMicroelectronics STM8L151C4 Datasheet HTML 81Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 101 page
background image
STM8L151xx, STM8L152xx
Electrical parameters
Doc ID 15962 Rev 2
77/101
8.3.7
Communication interfaces
SPI1 - Serial peripheral interface
Unless otherwise specified, the parameters given in Table 37 are derived from tests
performed under ambient temperature, fSYSCLK frequency and VDD supply voltage
conditions summarized in Section 8.3.1. Refer to I/O port characteristics for more details on
the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).
Table 37.
SPI1 characteristics
Symbol
Parameter
Conditions(1)
1.
Parameters are given by selecting 10 MHz I/O output frequency.
Min
Max
Unit
fSCK
1/tc(SCK)
SPI clock frequency
Master mode
0
8
MHz
Slave mode
0
8
tr(SCK)
tf(SCK)
SPI clock rise and fall time Capacitive load: C = 30 pF
-
TBD
ns
tsu(NSS)
(2)
2.
Values based on design simulation and/or characterization results, and not tested in production.
NSS setup time
Slave mode
4 x 1/fSYSCLK
-
th(NSS)
(2)
NSS hold time
Slave mode
TBD
-
tw(SCKH)
(2)
tw(SCKL)
(2)
SCK high and low time
Master mode,
fSYSCLK = 8 MHz, fSCK= 4 MHz
TBD
TBD
tsu(MI)
(2)
tsu(SI)
(2)
Data input setup time
Master mode
TBD
-
Slave mode
TBD
-
th(MI)
(2)
th(SI)
(2)
Data input hold time
Master mode
TBD
-
Slave mode
TBD
-
ta(SO)
(2)(3)
3.
Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
Data output access time
Slave mode
-
3x 1/fSYSCLK
tdis(SO)
(2)(4)
4.
Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.
Data output disable time
Slave mode
TBD
-
tv(SO)
(2)
Data output valid time
Slave mode (after enable edge)
-
TBD
tv(MO)
(2)
Data output valid time
Master mode (after enable
edge)
-TBD
th(SO)
(2)
Data output hold time
Slave mode (after enable edge)
TBD
-
th(MO)
(2)
Master mode (after enable
edge)
TBD
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com