ATtiny5 datasheet(72/168 Pages) ATMEL

72 / 168 page

8127C–AVR–10/09

ATtiny4/5/9/10

Note:

See “Code Examples” on page 5.

The code example returns the TCNT0 value in the r17:r16 register pair.

It is important to notice that accessing 16-bit registers are atomic operations. If an interrupt

occurs between the two instructions accessing the 16-bit register, and the interrupt code

updates the temporary register by accessing the same or any other of the 16-bit timer registers,

then the result of the access outside the interrupt will be corrupted. Therefore, when both the

main code and the interrupt code update the temporary register, the main code must disable the

interrupts during the 16-bit access.

The following code example shows how to do an atomic read of the TCNT0 Register contents.

Reading any of the OCR0A/B or ICR0 Registers can be done by using the same principle.

Note:

See “Code Examples” on page 5.

The code example returns the TCNT0 value in the r17:r16 register pair.

The following code example shows how to do an atomic write of the TCNT0 Register contents.

Writing any of the OCR0A/B or ICR0 Registers can be done by using the same principle.

Assembly Code Example

...

; Set TCNT

0 to 0x01FF

ldi

r17,0x01

ldi

r16,0xFF

out

TCNT

0H,r17

out

TCNT

0L,r16

; Read TCNT

0 into r17:r16

r16,TCNT

r17,TCNT

...

Assembly Code Example

TIM16_ReadTCNT

; Save global interrupt flag

r18,SREG

; Disable interrupts

cli

; Read TCNT

0 into r17:r16

r16,TCNT

r17,TCNT

; Restore global interrupt flag

out

SREG,r18

ret

ATtiny5 数据表(PDF) 72 Page - ATMEL Corporation

ATtiny5 数据表(HTML) 72 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载