ATtiny5 datasheet(23/168 Pages) ATMEL

23 / 168 page

8127C–AVR–10/09

ATtiny4/5/9/10

7. Power Management and Sleep Modes

The high performance and industry leading code efficiency makes the AVR microcontrollers an

ideal choise for low power applications. In addition, sleep modes enable the application to shut

down unused modules in the MCU, thereby saving power. The AVR provides various sleep

modes allowing the user to tailor the power consumption to the application’s requirements.

7.1

Sleep Modes

Figure 6-1 on page 17 presents the different clock systems and their distribution in

ATtiny4/5/9/10. The figure is helpful in selecting an appropriate sleep mode. Table 7-1 shows

the different sleep modes and their wake up sources.

Note:

1. The ADC is available in ATtiny5/10, only

2. For INT0, only level interrupt.

To enter any of the four sleep modes, the SE bits in SMCR must be written to logic one and a

SLEEP instruction must be executed. The SM2:0 bits in the SMCR register select which sleep

mode (Idle, ADC Noise Reduction, Standby or Power-down) will be activated by the SLEEP

instruction. See Table 7-2 for a summary.

If an enabled interrupt occurs while the MCU is in a sleep mode, the MCU wakes up. The MCU

is then halted for four cycles in addition to the start-up time, executes the interrupt routine, and

resumes execution from the instruction following SLEEP. The contents of the Register File and

SRAM are unaltered when the device wakes up from sleep. If a reset occurs during sleep mode,

the MCU wakes up and executes from the Reset Vector.

Note that if a level triggered interrupt is used for wake-up the changed level must be held for

some time to wake up the MCU (and for the MCU to enter the interrupt service routine). See

“External Interrupts” on page 36 for details.

7.1.1

Idle Mode

When bits SM2:0 are written to 000, the SLEEP instruction makes the MCU enter Idle mode,

stopping the CPU but allowing the analog comparator, timer/counter, watchdog, and the inter-

rupt system to continue operating. This sleep mode basically halts clkCPU and clkNVM, while

allowing the other clocks to run.

Idle mode enables the MCU to wake up from external triggered interrupts as well as internal

ones like the timer overflow. If wake-up from the analog comparator interrupt is not required, the

Table 7-1.

Active Clock Domains and Wake-up Sources in Different Sleep Modes

Sleep Mode

Active Clock Domains

Oscillators

Wake-up Sources

Idle

XXXXX

ADC Noise Reduction

X (2)

Standby

X (2)

Power-down

X (2)

ATtiny5 数据表(PDF) 23 Page - ATMEL Corporation

ATtiny5 数据表(HTML) 23 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

ATtiny5 数据表(PDF) 23 Page - ATMEL Corporation

ATtiny5 数据表(HTML) 23 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载