ATtiny5 datasheet(22/168 Pages) ATMEL

22 / 168 page

8127C–AVR–10/09

ATtiny4/5/9/10

6.5.3

CLKPSR – Clock Prescale Register

• Bits 7:4 – Res: Reserved Bits

These bits are reserved and will always read as zero.

• Bits 3:0 – CLKPS[3:0]: Clock Prescaler Select Bits 3 - 0

These bits define the division factor between the selected clock source and the internal system

clock. These bits can be written at run-time to vary the clock frequency and suit the application

requirements. As the prescaler divides the master clock input to the MCU, the speed of all syn-

chronous peripherals is reduced accordingly. The division factors are given in Table 6-4.

To avoid unintentional changes of clock frequency, a protected change sequence must be fol-

lowed to change the CLKPS bits:

1. Write the signature for change enable of protected I/O register to register CCP

2. Within four instruction cycles, write the desired value to CLKPS bits

At start-up, CLKPS bits are reset to 0b0011 to select the clock division factor of 8. If the selected

clock source has a frequency higher than the maximum allowed the application software must

make sure a sufficient division factor is used. To make sure the write procedure is not inter-

rupted, interrupts must be disabled when changing prescaler settings.

Bit

3210

0x36

–

CLKPS3

CLKPS2

CLKPS1

CLKPS0

CLKPSR

Read/Write

R/W

Initial Value

0011

Table 6-4.

Clock Prescaler Select

CLKPS3

CLKPS2

CLKPS1

CLKPS0

Clock Division Factor

8 (default)

128

256

Reserved

ATtiny5 数据表(PDF) 22 Page - ATMEL Corporation

ATtiny5 数据表(HTML) 22 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载