ATtiny5 datasheet(83/168 Pages) ATMEL

83 / 168 page

8127C–AVR–10/09

ATtiny4/5/9/10

13. Analog to Digital Converter

13.1 Features

• 8-bit Resolution

• 0.5 LSB Integral Non-linearity

• ± 1 LSB Absolute Accuracy

• 65µs Conversion Time

• 15 kSPS at Full Resolution

• Four Multiplexed Single Ended Input Channels

• Input Voltage Range: 0 – VCC

• Supply Voltage Range: 2.5V – 5.5V

• Free Running or Single Conversion Mode

• ADC Start Conversion by Auto Triggering on Interrupt Sources

• Interrupt on ADC Conversion Complete

• Sleep Mode Noise Canceler

13.2 Overview

ATtiny5/10 feature an 8-bit, successive approximation ADC. The ADC is connected to a 4-chan-

nel analog multiplexer which allows four single-ended voltage inputs constructed from the pins

of port B. The single-ended voltage inputs refer to 0V (GND).

The ADC contains a Sample-and-Hold-circuit, which ensures that the input voltage to the ADC is

held at a constant level during conversion. A block diagram of the ADC is shown in Figure 13-1

on page 84.

Internal reference voltage of VCC is provided on-chip.

The ADCis not available in ATtiny4/9.

13.3 Operation

In order to be able to use the ADC the Power Reduction bit, PRADC, in the Power Reduction

tion Register” on page 26 for more details.

The ADC is enabled by setting the ADC Enable bit, ADEN in “ADCSRA – ADC Control and Sta-

tus Register A”. Input channel selections will not go into effect until ADEN is set. The ADC does

not consume power when ADEN is cleared, so it is recommended to switch off the ADC before

entering power saving sleep modes.

The ADC converts an analog input voltage to an 8-bit digital value using successive approxima-

tion. The minimum value represents GND and the maximum value represents the voltage on

VCC.

The analog input channel is selected by writing MUX1:0 bits. See “ADMUX – ADC Multiplexer

Selection Register” on page 93. Any of the ADC input pins can be selected as single ended

inputs to the ADC.

The ADC generates an 8-bit result which is presented in the ADC data register. See “ADCL –

ADC Data Register” on page 95.

The ADC has its own interrupt request which can be triggered when a conversion completes.

ATtiny5 数据表(PDF) 83 Page - ATMEL Corporation

ATtiny5 数据表(HTML) 83 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载