数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS49310 数据表(PDF) 2 Page - Cirrus Logic

部件名 CS49310
功能描述  Multi-Standard Audio Decoder Family
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS49310 数据表(HTML) 2 Page - Cirrus Logic

  CS49310 Datasheet HTML 1Page - Cirrus Logic CS49310 Datasheet HTML 2Page - Cirrus Logic CS49310 Datasheet HTML 3Page - Cirrus Logic CS49310 Datasheet HTML 4Page - Cirrus Logic CS49310 Datasheet HTML 5Page - Cirrus Logic CS49310 Datasheet HTML 6Page - Cirrus Logic CS49310 Datasheet HTML 7Page - Cirrus Logic CS49310 Datasheet HTML 8Page - Cirrus Logic CS49310 Datasheet HTML 9Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 90 page
background image
CS49300 Family DSP
2
DS339F7
TABLE OF CONTENTS
1. CHARACTERISTICS AND SPECIFICATIONS ................................................................. 7
1.1 Specified Operating Conditions .................................................................................. 7
1.2 Absolute Maximum Ratings ........................................................................................ 7
1.3 Thermal Data .............................................................................................................. 7
1.4 Digital D.C. Characteristics ......................................................................................... 8
1.5 Power Supply Characteristics ..................................................................................... 8
1.6 Switching Characteristics — RESET ........................................................................ 9
1.7 Switching Characteristics — CLKIN ............................................................................ 9
1.8 Switching Characteristics — Intel® Host Mode ......................................................... 10
1.9 Switching Characteristics — Motorola® Host Mode .................................................. 12
1.10 Switching Characteristics — SPI™ Control Port ..................................................... 14
1.11 Switching Characteristics — I2C® Control Port ....................................................... 16
1.12 Switching Characteristics — Digital Audio Input ..................................................... 18
1.13 Switching Characteristics — Serial Bursty Data Input ............................................. 20
1.14 Switching Characteristics — Parallel Data Input ..................................................... 21
1.15 Switching Characteristics — Digital Audio Output ................................................... 22
2. FAMILY OVERVIEW ....................................................................................................... 24
2.1 CS493XX Document Strategy .................................................................................. 24
2.2 Multichannel Decoder Family of Parts ...................................................................... 24
3. TYPICAL CONNECTION DIAGRAMS ........................................................................... 27
3.1 Multiplexed Pins ........................................................................................................ 27
3.2 Termination Requirements ........................................................................................ 27
3.3 Phase Locked Loop Filter ......................................................................................... 28
4. POWER ........................................................................................................................... 35
4.1 Decoupling ................................................................................................................ 35
4.2 Analog Power Conditioning ....................................................................................... 35
4.3 Ground ...................................................................................................................... 35
4.4 Pads .......................................................................................................................... 35
5. CLOCKING .....................................................................................................................35
6. CONTROL ....................................................................................................................... 36
6.1 Serial Communication ............................................................................................... 36
6.1.1 SPI Communication ...................................................................................... 36
6.1.2 I2C Communication ....................................................................................... 38
6.1.3 INTREQ Behavior: A Special Case .............................................................. 41
6.2 Parallel Host Communication .................................................................................... 44
6.2.1 Intel Parallel Host Communication Mode ...................................................... 46
6.2.2 Motorola Parallel Host Communication Mode .............................................. 47
6.2.3 Procedures for Parallel Host Mode Communication ..................................... 48
7. EXTERNAL MEMORY .................................................................................................... 51
7.1 Non-Paged Memory .................................................................................................. 51
7.2 Paged Memory ......................................................................................................... 52
8. BOOT PROCEDURE & RESET ..................................................................................... 54
8.1 Host Boot ..................................................................................................................54
8.1.1 Serial Download Sequence .......................................................................... 54
8.1.2 Parallel Download Sequence ........................................................................ 57
8.2 Autoboot .................................................................................................................... 57
8.2.1 Autoboot INTREQ Behavior .......................................................................... 60
8.3 Decreasing Autoboot Times Using GFABT Codes (Fast Autoboot) ......................... 61
8.3.1 Design Considerations when using GFABT Codes ...................................... 63



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com