CS49310 datasheet(37/90 Pages) CIRRUS

37 / 90 page

CS49300 Family DSP

DS339F7

4) When all of the bytes have been transferred,

chip select should be raised to signify an end of

write. Once again it is crucial that the serial

clock transitions from high to low on the last bit

of the last byte before chip select is raised, or a

loss of data will occur.

The same write routine could be used to send a

single byte, message or an entire application code

image. From a hardware perspective, it makes no

difference whether communication is by byte or

multiple bytes of any length as long as the correct

hardware protocol is followed.

6.1.1.2. Reading in SPI

A read operation is necessary when the CS493XX

signals that it has data to be read. The CS493XX

does this by dropping its interrupt request line

(INTREQ) low. When reading from the device in

SPI, the same protocol will be used whether

reading a single byte or multiple bytes. The

examples shown in this document can be

expanded to fit any read situation. Figure 20, "SPI

Read Flow Diagram" on page 37 shows a typical

read sequence:

The following is a detailed description of an SPI

read sequence with the CS493XX.

1) An SPI read transaction is initiated by the

CS493XX dropping INTREQ, signaling that it

has data to be read.

2) The host responds by driving chip select (CS)

low.

3) This is followed by a 7-bit address and the

read/write bit set high for a read. The address

for the CS493XX defaults to 0000000b. It is

necessary to clock this address in prior to any

transfer

order

for

the

CS493XX

acknowledge the read. In other words a byte of

0x01 should be clocked into the device

preceding any read. The 0x01 byte represents

the 7 bit address 0000000b, and the least

Figure 19. SPI Write Flow Diagram

SPI START: CS (LOW)

WRITE ADDRESS BYTE

SET TO 0 FOR WRITE

SEND DATABYTE

MORE DATA?

CS (HIGH)

WITH MODE BIT

Figure 20. SPI Read Flow Diagram

CS (LOW)

WRITE ADDRESS BYTE

SET TO 1 FOR READ

READ DATA BYTE

INTREQ STILL LOW?

CS (HIGH)

WITH MODE BIT

YES

INTREQ LOW?

YES

CS49310 数据表(PDF) 37 Page - Cirrus Logic

CS49310 数据表(HTML) 37 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

数据表下载