| 数据搜索系统,热门电子元器件搜索 |
|
PCF8811U/2DA/1 数据表(PDF) 17 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCF8811U/2DA/1 数据表(HTML) 17 Page - NXP Semiconductors |
|
17 / 81 page ![]() PCF8811_4 © NXP B.V. 2008. All rights reserved. Product data sheet Rev. 04 — 27 June 2008 17 of 81 NXP Semiconductors PCF8811 80 x 128 pixels matrix LCD driver 7.1.14 R/W/WR Input to select read or write mode when the 6800 parallel interface is selected. Not used in the serial and I2C-bus mode and must be connected to VDD1 or VSS1. 7.1.15 E/RD E is the clock enable input for the 6800 parallel bus. Not used in the serial or I2C-bus interface and must be connected to VDD1 or VSS1. 7.1.16 SCLH/SCE Input to select the chip and so allowing data or commands to be clocked in or input for serial clock when the I2C-bus interface is selected. 7.1.17 SDAH I2C-bus serial data input. When not used, it must be connected to VDD1 and VSS1. 7.1.18 SDAHOUT SDAHOUT is the serial data acknowledge output for the I2C-bus interface. • By connecting SDAHOUT to SDAH externally, the SDAH line becomes fully I2C-bus compatible • The acknowledge output is separated from the serial data line due to the following reasons: – In COG applications where the track resistance from the SDAHOUT pad to the system SDAH line can be significant, a potential divider is generated by the bus pull-up resistor and the ITO track resistance – It is possible that during the acknowledge cycle the PCF8811 will not be able to create a valid LOW level – By splitting the SDAH input from the SDAHOUT output the device could be used in a mode that ignores the acknowledge bit – In COG applications where the acknowledge cycle is required, it is necessary to minimize the track resistance from the SDAHOUT pad to the system SDAH line to guarantee a valid LOW level • When not used it must be connected to VDD1 or VSS1. 7.1.19 DB7 to DB0 These input/output lines are used by several interfaces as described below. When not used in the serial interface or the I2C-bus interface they must be connected to VDD1 or VSS1. 7.1.19.1 DB7 to DB0 (parallel interface) 8-bit bidirectional bus. DB7 is the MSB. 7.1.19.2 DB7, DB6 and DB5 (serial interface) • DB7 is used for serial input data (SDATA) when the serial interface is selected • DB6 (SCLK) is used for the serial input clock when the serial interface is selected • DB5 is used as the serial output of the serial interface (SDO) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |