数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF8811U/2DA/1 数据表(PDF) 65 Page - NXP Semiconductors

部件名 PCF8811U/2DA/1
功能描述  80 x 128 pixels matrix LCD driver
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

PCF8811U/2DA/1 数据表(HTML) 65 Page - NXP Semiconductors

Back Button PCF8811U/2DA/1 Datasheet HTML 61Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 62Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 63Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 64Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 65Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 66Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 67Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 68Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 69Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 81 page
background image
PCF8811_4
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 04 — 27 June 2008
65 of 81
NXP Semiconductors
PCF8811
80 x 128 pixels matrix LCD driver
[1]
All specified timings are based on 20 % and 80 % of VDD.
[2]
For bus line loads Cb between 100 pF and 400 pF the timing parameters must be linearly interpolated.
[3]
A device must internally provide a data hold time to bridge the undefined part between VIH and VIL of the falling edge of the SCLH
signal. An input circuit with a threshold as low as possible for the falling edge of the SCLH signal minimizes this hold time.
Table 35.
I2C-bus characteristics; Hs-mode
VDD1 = 1.8 V to 3.3 V; VSS = 0 V; VLCD ≤ 9 V; Tamb = −40 °C to +85 °C; unless otherwise specified[1]; see Figure 46.
Symbol
Parameter
Conditions
Cb = 100 pF (max)
Cb = 400 pF[2]
Unit
Min
Max
Min
Max
fSCLH
SCLH clock frequency
0
3.4
0
1.7
MHz
tSU;STA
set-up time for a repeated
START condition
160
-
160
-
ns
tHD;STA
hold time (repeated) START
condition
160
-
160
-
ns
tLOW
LOW period of the SCLH
clock
160
-
320
-
ns
tHIGH
HIGH period of the SCLH
clock
60
-
120
-
ns
tSU;DAT
data set-up time
10
-
10
-
ns
tHD;DAT
data hold time
20[3]
70
20[3]
150
ns
trCL
rise time of SCLH signal
10
40
20
80
ns
trCL1
rise time of SCLH signal after
a repeated START condition
and after an acknowledge bit
10
80
20
160
ns
tfCL
fall time of SCLH signal
10
40
20
80
ns
trDA
rise time of SDAH signal
10
80
20
160
ns
tfDA
fall time of SDAH signal
10
80
20
160
ns
tSU;STO
set-up time for STOP
condition
160
-
160
-
ns
tSP
pulse width of spikes that
must be suppressed by the
input filter
SDAH and SCLH
0
5
0
5
ns
Cb
capacitive load for each bus
line
SDAH and SCLH lines
[2]
0
100
-
400
pF
SDAH + SDA line and
SCLH + SCL line
0
400
-
400
pF
VnL
noise margin at the LOW level for each connected device
(including hysteresis)
0.1VDD1
-
0.1VDD1
-V
VnH
noise margin at the HIGH
level
for each connected device
(including hysteresis)
0.2VDD2
-
0.2VDD2
-V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com