数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF8811U/2DA/1 数据表(PDF) 44 Page - NXP Semiconductors

部件名 PCF8811U/2DA/1
功能描述  80 x 128 pixels matrix LCD driver
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

PCF8811U/2DA/1 数据表(HTML) 44 Page - NXP Semiconductors

Back Button PCF8811U/2DA/1 Datasheet HTML 40Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 41Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 42Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 43Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 44Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 45Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 46Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 47Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 48Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 81 page
background image
PCF8811_4
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 04 — 27 June 2008
44 of 81
NXP Semiconductors
PCF8811
80 x 128 pixels matrix LCD driver
Icons disabled (IC = 0)
Address counter X[6:0] = 0 and Y[3:0] = 0
Temperature control mode TC2 (TC[2:0] = 010)
VLCD is equal to 0 V; the HV multiplier is switched off (PC[1:0] = 0)
HV multiplier programming (VPR[7:0] = 0)
4
× voltage multiplier (S[2:0] = 100)
Frame-rate frequency (FR[1:0] = 11)
After power-on, RAM data is undefined, the reset signal does not change the content
of the RAM
All LCD outputs at VSS (display off)
Full display selected (P[6:0] = multiplex rate 1:80 or 1:64)
Initial display line set to line 0 (L[6:0] = 0)
Initial row set to row 0 (C[6:0] = 0)
Display is not mirrored (MX = 0; MY = 0)
Internal oscillator is off
Power-save mode is on
Horizontal addressing enabled (V = 0)
No data order swap (DOR = 0)
No bottom row swap (BRS = 0)
Internal oscillator enabled (EC = 0)
No frame calibration running (OC = 0)
12.4 Power-save mode
In the Power-save mode the LCD driver has the following state:
All LCD outputs at VSS (display off)
Bias generator and VLCD generator switched off; external VLCD can be disconnected
Oscillator off (external clock possible)
RAM contents not cleared; RAM data can be written
VLCD discharged to VSS in Power-down mode
There are two ways to put the chip into Power-save mode:
The display must be off (DON = 0) and all the pixels on (DAL = 1)
The Power-save mode command is activated
12.5 Display control
The bits DON, E and DAL select the display mode; see Table 13.
12.5.1 Bit MX
When MX = 0 the display RAM is written from left to right (X = 0 is on the left side and
X=Xmax is on the right side of the display).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com