数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF8811U/2DA/1 数据表(PDF) 34 Page - NXP Semiconductors

部件名 PCF8811U/2DA/1
功能描述  80 x 128 pixels matrix LCD driver
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

PCF8811U/2DA/1 数据表(HTML) 34 Page - NXP Semiconductors

Back Button PCF8811U/2DA/1 Datasheet HTML 30Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 31Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 32Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 33Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 34Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 35Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 36Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 37Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 38Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 81 page
background image
PCF8811_4
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 04 — 27 June 2008
34 of 81
NXP Semiconductors
PCF8811
80 x 128 pixels matrix LCD driver
As no device is allowed to acknowledge the master code, the master code is followed by a
not-acknowledge (A). After this A bit, and the SCLH line pulled up to a HIGH level, the
active master switches to Hs-mode and enables at tH the current-source pull-up circuit for
the SCLH signal; see Figure 30.
The active master will then send a repeated START condition (Sr) followed by a 7-bit slave
address (SLA) with a R/W bit, and receives an acknowledge bit (A) from the selected
slave.
After each acknowledge bit (A) or not-acknowledge bit (A) the active master disables its
current source pull-up circuit. The active master re-enables its current source again when
all devices have been released and the SCLH signal reaches a HIGH level. The rising of
the SCLH signal is done by a pull-up resistor and therefore is slower, the last part of the
SCLH rise time is speeded up because the current source is enabled. Data transfer only
switches back to F/S-mode after a STOP condition (P).
A write sequence after the Hs-mode is selected is shown in Figure 31. The sequence is
initiated with a START condition (S) from the I2C-bus master which is followed by the slave
address. All slaves with the corresponding address acknowledge in parallel, the remainder
will ignore the I2C-bus transfer.
Fig 30. Data transfer timing format in F/S-mode and Hs-mode
msc618
8-bit master code 0000 1xxx
A
tH
t1
S
F/S-mode
Hs-mode
If P then
F/S-mode
If Sr (dotted lines)
then Hs-mode
16
7
8
9
6
7
8
9
1
1
2 to 5
2 to 5
2 to 5
67
89
SDAH
SCLH
SDAH
SCLH
tH
tFS
Sr
Sr P
n + (8-bit data
+
A/A)
7-bit SLA
R/W
A
= Master current source pull-up
= Resistor pull-up



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com