数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF8811U/2DA/1 数据表(PDF) 32 Page - NXP Semiconductors

部件名 PCF8811U/2DA/1
功能描述  80 x 128 pixels matrix LCD driver
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

PCF8811U/2DA/1 数据表(HTML) 32 Page - NXP Semiconductors

Back Button PCF8811U/2DA/1 Datasheet HTML 28Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 29Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 30Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 31Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 32Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 33Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 34Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 35Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 36Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 81 page
background image
PCF8811_4
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 04 — 27 June 2008
32 of 81
NXP Semiconductors
PCF8811
80 x 128 pixels matrix LCD driver
11.1.2 Bit transfer
One data bit is transferred during each clock pulse; see Figure 26. The data on the SDA
line must remain stable during the HIGH period of the clock pulse as changes in the data
line at this time will be interpreted as a control signal.
11.1.3 Start and stop conditions
Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW
transition of the data line, while the clock is HIGH is defined as the START condition (S). A
LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP
condition (P). The START and STOP conditions are shown in Figure 27.
11.1.4 Acknowledge
Each byte of eight bits is followed by an acknowledge bit; see Figure 28. The acknowledge
bit is a HIGH signal put on the bus by the transmitter during which time the master
generates an extra acknowledge-related clock pulse. A slave receiver which is addressed
must generate an acknowledge after the reception of each byte. A master receiver must
also generate an acknowledge after the reception of each byte that has been clocked out
of the slave transmitter. The device that acknowledges must pull-down the SDA line during
the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period
Fig 25. System configuration
mga807
SDA
SCL
MASTER
TRANSMITTER/
RECEIVER
MASTER
TRANSMITTER
SLAVE
TRANSMITTER/
RECEIVER
SLAVE
RECEIVER
MASTER
TRANSMITTER/
RECEIVER
Fig 26. Bit transfer
mbc621
data line
stable;
data valid
change
of data
allowed
SDA
SCL
Fig 27. Definition of START and STOP conditions
mbc622
SDA
SCL
P
STOP condition
SDA
SCL
S
START condition



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com