数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF8811U/2DA/1 数据表(PDF) 59 Page - NXP Semiconductors

部件名 PCF8811U/2DA/1
功能描述  80 x 128 pixels matrix LCD driver
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

PCF8811U/2DA/1 数据表(HTML) 59 Page - NXP Semiconductors

Back Button PCF8811U/2DA/1 Datasheet HTML 55Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 56Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 57Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 58Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 59Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 60Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 61Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 62Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 63Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 81 page
background image
PCF8811_4
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 04 — 27 June 2008
59 of 81
NXP Semiconductors
PCF8811
80 x 128 pixels matrix LCD driver
[2]
Valid for values of temperature, VPR and TC used at calibration.
[3]
During power-down all static currents are switched off.
[4]
Conditions are: VDD1 = 1.8 V, VDD2 = 2.7 V, VLCD = 8.05 V, voltage multiplier 4 × VDD2, inputs at VDD1 or VSS, interface inactive, internal
VLCD generation, VLCD output is loaded by 10 µA and Tamb = 25 °C.
[5]
Normal mode.
[6]
TC7 can only be used when VDD2 = VDD3 = 2.4 V or higher.
16. Dynamic characteristics
[1]
All specified timings are based on 20 % and 80 % of VDD.
[2]
RES can be LOW before VDD goes HIGH.
16.1 Parallel interface timing characteristics
Table 31.
Dynamic characteristics[1]
VDD1 = 1.7 V to 3.3 V; VSS = 0 V; VLCD ≤ 9 V; Tamb = −40 °C to +85 °C; unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fext
external frequency
external clock
-
200
-
kHz
fframe
frame frequency
Tamb = 25 °C; VDD1 = 2.4 V
54
60
66
Hz
43
58
73
Hz
tVHRL
VDD to RES LOW
see Figure 47
[2] 0-
1
µs
tRW
RES LOW pulse width
see Figure 47
500
-
-
ns
Table 32.
Parallel interface (6800 series) timing characteristics
VDD1 = 1.8 V to 3.3 V; VSS = 0 V; VLCD ≤ 9 V; Tamb = −40 °C to +85 °C; unless otherwise specified;
see Figure 39 and Figure 40.
Symbol
Parameter
Min
Max
Unit
tSU;DC
data/command set-up time
40
-
ns
tHD;DC
data/command hold time
20
-
ns
Tcyc(DS)
data strobe cycle time
1000
-
ns
tDS(L)
data strobe LOW time
320
-
ns
tDS(H)
data strobe HIGH time
300
-
ns
tSU;RW
read/write set-up time
280
-
ns
tHD;RW
read/write hold time
20
-
ns
tSU;CE
chip enable set-up time
280
-
ns
tHD;CE
chip enable hold time
0
-
ns
tSU;DAT
data set-up time
20
-
ns
tHD;DAT
data hold time
40
-
ns
tDAT;ACC
data output access time
-
280
ns
tDAT;OH
data output disable time
-
20
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com