TLK6002 datasheet(48/96 Pages) TI

48 / 96 page

TLK6002

SLLSE34 – MAY 2010

www.ti.com

Table 3-7. AC Mode Output Swing Control

VALUE

AC MODETYPICAL AMPLITUDE

2[3:0]

(mVdfpp)

0000

126

0001

215

0010

303

0011

395

0100

478

0101

572

0110

662

0111

756

1000

839

1001

932

1010

1020

1011

1110

1100

1190

1101

1280

1110

1360

1111

1450

Table 3-8. CHANNEL_CONTROL_3

Address: 0x03

Default: 0x0180

BIT(s)

NAME

DESCRIPTION

ACCESS

3.12:11 CH_SYNC_HYSTERESIS

Valid only when comma detection (channel synchronization) is enabled.

[1:0]

00 =

The channel synchronization, when in the synchronization state, performs the

Ethernet standard specified hysteresis to return to the unsynchronized state

(Default 2’b00)

01 =

A single 8b/10b invalid decode error or disparity error causes the channel

synchronization state machine to immediately transition from sync to unsync

10 =

Two adjacent 8b/10b invalid decode errors or disparity errors cause the channel

synchronization state machine to immediately transition from sync to unsync

11 =

Three adjacent 8b/10b invalid decode errors or disparity errors cause the

channel synchronization state machine to immediately transition from sync to

unsync

3.10

TX_SWAP_SEL

0 =

Selects same channel Tx parallel interface input data as core input data for that

channel (Default 1’b0)

1 =

Selects partner channel Tx parallel interface input data as core input data for

that channel

See Figure 1-4

3.9

RX_SWAP_SEL

0 =

Selects same channel deserialized input data to be sent out the Rx parallel

output interface (Default 1’b0)

1 =

Selects partner channel deserialized input data to be sent out the Rx parallel

output interface

See Figure 1-5

3.8

RXCLK_OUT_SEL

Parallel output clock (RXCLK_x) selection

When RX_SWAP_SEL (3.9) is 1’b0

0 =

Selects respective channel SERDES TXBCLK clock

1 =

Selects respective channel SERDES RXBCLK clock (Default 1’b1)

When RX_SWAP_SEL (3.9) is 1’b1

0 =

Selects partner channel SERDES TXBCLK clock

1 =

Selects partner channel SERDES RXBCLK clock (Default 1’b1)

See Figure 1-5

PROGRAMMERS REFERENCE

Submit Documentation Feedback

Product Folder Link(s): TLK6002

TLK6002 数据表(PDF) 48 Page - Texas Instruments

TLK6002 数据表(HTML) 48 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

数据表下载