TLK6002 datasheet(77/96 Pages) TI

77 / 96 page

TLK6002

www.ti.com

SLLSE34 – MAY 2010

RATE_RX[1:0], write 4’b1101 to 1.3:0 PLL_MULT[3:0] to select QUARTER rate and 20x MPY

(CHANNEL_CONTROL_1 = 0x01AD).

–

If serial data rate is 768.00Mbps: Write 2’b11 to 1.7:6 RATE_TX[1:0], write 2’b11 to 1.5:4

RATE_RX[1:0], write 4’b1110 to 1.3:0 PLL_MULT[3:0] to select EIGHTH rate and 25x MPY

(CHANNEL_CONTROL_1 = 0x01FE).

–

If serial data rate is 614.40Mbps: Write 2’b11 to 1.7:6 RATE_TX[1:0], write 2’b11 to 1.5:4

RATE_RX[1:0], write 4’b1101 to 1.3:0 PLL_MULT[3:0] to select EIGHTH rate and 20x MPY

(CHANNEL_CONTROL_1 = 0x01FD).

•

Serial Configuration

–

Configure the following bits per the desired application

•

1.9:8 (LOOP_BANDWIDTH[1:0])

•

2.12:8 (TWPOST1[4:0])

•

2.7:4 (TWPRE[3:0])

•

2.3:0 (SWING[3:0])

•

8.14:12 (EQPRE[2:0])

•

8.11:10 (CDRTHR[1:0]) = 2’b01

•

8.9:8 (CDRFMULT[1:0]) = 2’b00

•

Mode Control

–

Channel synchronization (comma enable) is on by default and the parallel output 10 bit codes are

byte aligned.

–

The default MDIO register settings should enable TBI SDR Falling Edge Aligned mode. To use a

different parallel IO align mode:

•

If SDR Rising Edge Aligned: write 0x0183 to CHANNEL_CONTROL_3 register.

•

If DDR Source Centered: write 0x01C0 to CHANNEL_CONTROL_3 register.

•

If DDR Source Aligned: write 0x01C3 to CHANNEL_CONTROL_3 register.

•

Enable desired status signals to LOSA and LOSB for real time monitoring per channel. Any number of

signals can be enabled at once.

–

If SERDES Rx Loss of Signal condition monitored: write 1’b1 to 6.10 LOS_OVERLAY.

–

If channel synchronization status monitored: write 1’b1 to 6.9 CH_SYNC_OVERLAY.

–

If PLL lock status monitored: write 1’b1 to 6.8 PLL_LOCK_OVERLAY.

–

If SERDES AGC unlock status monitored: write 1’b1 to 7.7 AGCLOCK_OVERLAY.

–

If SERDES AZDONE status monitored: write 1’b1 to 7.6 AZDONE_OVERLAY.

•

Check SERDES PLL Status for Locked State

–

Poll 5.0 PLL_LOCK (per channel) until it is asserted (high)

•

Toggle ENRX

–

Write 1’b0 to 20.2 (ENRX)

–

Write 1’b1 to 20.2 (ENRX)

•

Final CDR Configuration

–

Wait until either AGC_LOCKED asserted or 250M UI

–

Write 8.9:8 (CDRFMULT[1:0]) = 2’b01

–

Poll 5.13 AGC_LOCKED (1’b1) (per channel)

•

Issue Data path Reset

–

Write 1’b1 to 4.3 DATAPATH_RESET

•

Clear Latched Registers

–

Read 5 CHANNEL_STATUS_1 to clear (per channel)

•

Device provisioning has completed at this point

•

Periodically Check Device Operational Mode Status (Non-Errored Read Values Shown Below):

–

Read 5 CHANNEL_STATUS_1 and verify the following bits:

ELECTRICAL SPECIFICATIONS

Submit Documentation Feedback

Product Folder Link(s): TLK6002

TLK6002 数据表(PDF) 77 Page - Texas Instruments

TLK6002 数据表(HTML) 77 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

数据表下载