数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TLK6002 数据表(PDF) 73 Page - Texas Instruments

Click here to check the latest version.
部件名 TLK6002
功能描述  Dual Channel 0.47Gbps to 6.25Gbps Multi-Rate Transceiver
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TLK6002 数据表(HTML) 73 Page - Texas Instruments

Back Button TLK6002 Datasheet HTML 69Page - Texas Instruments TLK6002 Datasheet HTML 70Page - Texas Instruments TLK6002 Datasheet HTML 71Page - Texas Instruments TLK6002 Datasheet HTML 72Page - Texas Instruments TLK6002 Datasheet HTML 73Page - Texas Instruments TLK6002 Datasheet HTML 74Page - Texas Instruments TLK6002 Datasheet HTML 75Page - Texas Instruments TLK6002 Datasheet HTML 76Page - Texas Instruments TLK6002 Datasheet HTML 77Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 96 page
background image
TXCLK_x
TDx
VIH(ac)
VDDQ/2
VIL(ac)
VIH(ac)
VDDQ/2
VIL(ac)
tPERIOD
tSETUPH tHOLDH
TXCLK_x
TDx
VIH(ac)
VDDQ/2
VIL(ac)
VIH(ac)
VDDQ/2
VIL(ac)
tPERIOD
tSETUPL tHOLDL
TLK6002
www.ti.com
SLLSE34 – MAY 2010
4.13 HSTL (SDR Timing Mode Only) Input Timing Requirements
PARAMETER
CONDITION
MIN
MAX
UNIT
tsetupH
TDx(1) setup prior to TXCLK_x(2) transition
480
ps
Falling Edge Aligned (Rising Edge Sampled) Data,(3) See
high
Figure 4-18
tholdH
TDx hold after TXCLK_x transition high
480
ps
tsetupL
TDx setup prior to TXCLK_x transition low
480
ps
Rising Edge Aligned (Falling Edge Sampled) Data,(3) See
Figure 4-19
tholdL
TDx hold after TXCLK_x transition low
480
ps
tduty
TXCLK_x Duty Cycle
Rising and Falling Edge Sampled Data
40%
60%
tperiod
TXCLK_x Period
Rising and Falling Edge Aligned Data
3.2
42.5
ns
5
Tfreq
TXCLK_x Frequency
Rising and Falling Edge Aligned Data
23.5
312.
MHz
5
(1)
TDx refers to either channel A (TDA) or B (TDB).
(2)
TXCLK_x refers to either channel A (TXCLK_A) or channel B (TXCLK_B).
(3)
Input timing reference of (VDDQA/B)/2 with ±1 ns/V rise time on all input signals.
Figure 4-18. HSTL (SDR Timing Mode Only) Falling Edge Aligned (Rising Edge Sampled) Data Input
Timing Requirements
Figure 4-19. HSTL (SDR Timing Mode Only) Rising Edge Aligned (Falling Edge Sampled) Data Input
Timing Requirements
Copyright © 2010, Texas Instruments Incorporated
ELECTRICAL SPECIFICATIONS
73
Submit Documentation Feedback
Product Folder Link(s): TLK6002



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com