数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TLK6002 数据表(PDF) 24 Page - Texas Instruments

Click here to check the latest version.
部件名 TLK6002
功能描述  Dual Channel 0.47Gbps to 6.25Gbps Multi-Rate Transceiver
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TLK6002 数据表(HTML) 24 Page - Texas Instruments

Back Button TLK6002 Datasheet HTML 20Page - Texas Instruments TLK6002 Datasheet HTML 21Page - Texas Instruments TLK6002 Datasheet HTML 22Page - Texas Instruments TLK6002 Datasheet HTML 23Page - Texas Instruments TLK6002 Datasheet HTML 24Page - Texas Instruments TLK6002 Datasheet HTML 25Page - Texas Instruments TLK6002 Datasheet HTML 26Page - Texas Instruments TLK6002 Datasheet HTML 27Page - Texas Instruments TLK6002 Datasheet HTML 28Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 96 page
background image
DataIn
DataOut
SyncReset
TXAP
TXAN
RXAP
RXAN
TRANSMITTER
RECEIVER
MEDIA
50 W
GND
0.8* VDDT
50
TransmissionLine
W
50
TransmissionLine
W
50 W
TLK6002
SLLSE34 – MAY 2010
www.ti.com
Figure 2-6. 7-Degree Polynomial Scrambler
2.10 Power Down Mode
The TLK6002 can be put in power down either through device input pins or through MDIO control register
(1.15). PD_TRXA_N: Active low, powers down channel A. PD_TRXB_N: Active low, powers down channel
B.
The MDIO management serial interface remains operational when in register based power down mode
(1.15 asserted for both channels), but status bits may not be valid since the clocks are disabled. The serial
outputs and parallel output interface signals are high impedance when in power down mode. See the
detailed per pin description for behavior of each device I/O signal during pin based and register based
power down.
2.11 Parallel to Serial (Transmit):
In the transmit direction, the device accepts parallel input data on the TDA_[19:0] and TDB_[19:0] input
pins and converts the data into an optionally scrambled 8b/10b encoded serial stream on the TXAP/N and
TXBP/N serial output pins.
2.12 Serial to Parallel (Receive)
Serial data is received on the RXAP/N and RXBP/N pins, and optionally descrambled and 8b/10b
decoded and converted to parallel output data pins RDA_[19:0] and RDB_[19:0]. The interpolator and
clock recovery circuit will lock to the data stream if the incoming serial rate is within ±200 PPM of the
reference clock for the channel. The recovered byte clock is used to retime and deserialize the input data
stream, and is always synchronous with the parallel output data.
2.13 High Speed CML Output
The high speed data output driver is implemented using Current Mode Logic (CML) with integrated pull up
resistors, requiring no external components. The transmit outputs must be AC coupled.
Figure 2-7. Example of High Speed I/O AC Coupled Mode (Channel A is shown).
24
Description
Copyright © 2010, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TLK6002



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com