数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

XIO2001IPNP 数据表(PDF) 4 Page - Texas Instruments

Click here to check the latest version.
部件名 XIO2001IPNP
功能描述  PCI Express??to PCI Bus Translation Bridge
PDF  131 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

XIO2001IPNP 数据表(HTML) 4 Page - Texas Instruments

  XIO2001IPNP Datasheet HTML 1Page - Texas Instruments XIO2001IPNP Datasheet HTML 2Page - Texas Instruments XIO2001IPNP Datasheet HTML 3Page - Texas Instruments XIO2001IPNP Datasheet HTML 4Page - Texas Instruments XIO2001IPNP Datasheet HTML 5Page - Texas Instruments XIO2001IPNP Datasheet HTML 6Page - Texas Instruments XIO2001IPNP Datasheet HTML 7Page - Texas Instruments XIO2001IPNP Datasheet HTML 8Page - Texas Instruments XIO2001IPNP Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 131 page
background image
XIO2001
SCPS212D – MAY 2009 – REVISED JANUARY 2010
www.ti.com
4.46
PCI Express Capability ID Register
..................................................................................... 63
4.47
Next Item Pointer Register
............................................................................................... 63
4.48
PCI Express Capabilities Register
...................................................................................... 63
4.49
Device Capabilities Register
............................................................................................. 64
4.50
Device Control Register
.................................................................................................. 65
4.51
Device Status Register
................................................................................................... 66
4.52
Link Capabilities Register
................................................................................................ 66
4.53
Link Control Register
...................................................................................................... 67
4.54
Link Status Register
....................................................................................................... 68
4.55
Serial-Bus Data Register
................................................................................................. 69
4.56
Serial-Bus Word Address Register
...................................................................................... 69
4.57
Serial-Bus Slave Address Register
..................................................................................... 70
4.58
Serial-Bus Control and Status Register
................................................................................ 70
4.59
GPIO Control Register
.................................................................................................... 71
4.60
GPIO Data Register
....................................................................................................... 72
4.61
TL Control and Diagnostic Register 0
.................................................................................. 72
4.62
Control and Diagnostic Register 1
...................................................................................... 73
4.63
Control and Diagnostic Register 2
...................................................................................... 74
4.64
Subsystem Access Register
............................................................................................. 74
4.65
General Control Register
................................................................................................. 76
4.66
Clock Control Register
.................................................................................................... 78
4.67
Clock Mask Register
...................................................................................................... 79
4.68
Clock Run Status Register
............................................................................................... 80
4.69
Arbiter Control Register
................................................................................................... 81
4.70
Arbiter Request Mask Register
.......................................................................................... 83
4.71
Arbiter Time-Out Status Register
........................................................................................ 84
4.72
Serial IRQ Mode Control Register
....................................................................................... 84
4.73
Serial IRQ Edge Control Register
....................................................................................... 85
4.74
Serial IRQ Status Register
............................................................................................... 87
4.75
Pre-Fetch Agent Request Limits Register
.............................................................................. 88
4.76
Cache Timer Transfer Limit Register
................................................................................... 89
4.77
Cache Timer Lower Limit Register
...................................................................................... 90
4.78
Cache Timer Upper Limit Register
...................................................................................... 90
5
PCI Express Extended Configuration Space
......................................................................... 91
5.1
Advanced Error Reporting Capability ID Register
..................................................................... 91
5.2
Next Capability Offset/Capability Version Register
................................................................... 92
5.3
Uncorrectable Error Status Register
.................................................................................... 92
5.4
Uncorrectable Error Mask Register
..................................................................................... 93
5.5
Uncorrectable Error Severity Register
.................................................................................. 94
5.6
Correctable Error Status Register
....................................................................................... 95
5.7
Correctable Error Mask Register
........................................................................................ 96
5.8
Advanced Error Capabilities and Control Register
.................................................................... 97
5.9
Header Log Register
...................................................................................................... 97
5.10
Secondary Uncorrectable Error Status Register
...................................................................... 98
5.11
Secondary Uncorrectable Error Mask Register
........................................................................ 99
4
Contents
Copyright © 2009–2010, Texas Instruments Incorporated



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com