XIO2001IPNP datasheet(9/131 Pages) TI

9 / 131 page

XIO2001

www.ti.com

SCPS212D – MAY 2009 – REVISED JANUARY 2010

XIO2001 PCI Express™ to PCI Bus Translation Bridge

Check for Samples: XIO2001

Introduction

1.1

Features

234

Prioritization Scheme

• Full ×1 PCI Express Throughput

• Two Package Options: 12 mm × 12 mm and 7

• Fully Compliant with PCI Express to PCI/PCI-X

mm × 7 mm

Bridge Specification, Revision 1.0

• Internal PCI Arbiter Supporting Up to 6 External

• Fully Compliant with PCI Express Base

PCI Masters

Specification, Revision 2.0

• Advanced PCI Express Message Signaled

• Fully Compliant with PCI Local Bus

Interrupt Generation for Serial IRQ Interrupts

Specification, Revision 2.3

• External PCI Bus Arbiter Option

• PCI Express Advanced Error Reporting

Capability Including ECRC Support

• PCI Bus LOCK Support

• Support for D1, D2, D3hot, and D3cold

• JTAG/BS for Production Test

• Active-State Link Power Management Saves

• PCI-Express CLKREQ Support

Power When Packet Activity on the PCI

• Clock Run and Power Override Support

Express Link is Idle, Using Both L0s and L1

• Six Buffered PCI Clock Outputs (25 MHz, 33

States

MHz, 50 MHz, or 66 MHz)

• Wake Event and Beacon Support

• PCI Bus Interface 3.3-V and 5.0-V (25 MHz or 33

• Error Forwarding Including PCI Express Data

MHz only at 5.0 V) Tolerance Options

Poisoning and PCI Bus Parity Errors

• Integrated AUX Power Switch Drains VAUX

• Utilizes 100-MHz Differential PCI Express

Power Only When Main Power Is Off

Common Reference Clock or 125-MHz

• Five 3.3-V, Multifunction, General-Purpose I/O

Single-Ended, Reference Clock

Terminals

• Optional Spread Spectrum Reference Clock is

• Memory-Mapped EEPROM Serial-Bus

Supported

Controller Supporting PCI Express Power

• Robust Pipeline Architecture To Minimize

Budget/Limit Extensions for Add-In Cards

Transaction Latency

• Compact Footprint, Lead-Free 144-Ball, ZAJ

• Full PCI Local Bus 66-MHz/32-Bit Throughput

MicroStar™ BGA, Lead-Free 169-Ball ZGU

• Support for Six Subordinate PCI Bus Masters

MicroStar BGA, and PowerPad™ HTQFP

with Internal Configurable, 2-Level

128-Pin PNP Package

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPad, MicroStar are trademarks of Texas Instruments.

PCI Express is a trademark of PCI-SIG.

All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

XIO2001IPNP 数据表(PDF) 9 Page - Texas Instruments

XIO2001IPNP 数据表(HTML) 9 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载