XIO2001IPNP datasheet(59/131 Pages) TI

59 / 131 page

XIO2001

www.ti.com

SCPS212D – MAY 2009 – REVISED JANUARY 2010

Table 4-18. Power Management Capabilities Register Description

BIT

FIELD NAME

ACCESS

DESCRIPTION

15:11

PME_SUPPORT

PME support. This 5-bit field indicates the power states from which the bridge may assert

PME. Because the bridge never generates a PME except on a behalf of a secondary

device, this field is read-only and returns 00000b.

D2_SUPPORT

This bit returns a 1b when read, indicating that the function supports the D2 device power

state.

D1_SUPPORT

This bit returns a 1b when read, indicating that the function supports the D1 device power

state.

8:6

AUX_CURRENT

3.3 VAUX auxiliary current requirements. This field returns 000b since the bridge does not

generate PME from D3cold.

DSI

Device specific initialization. This bit returns 0b when read, indicating that the bridge does

not require special initialization beyond the standard PCI configuration header before a

generic class driver is able to use it.

RSVD

Reserved. Returns 0b when read.

PME_CLK

PME clock. This bit returns 0b indicating that the PCI clock is not needed to generate PME.

2:0

PM_VERSION

Power management version. If bit 26 (PCI_PM_VERSION_CTRL) in the general control

1.1 compatibility. If PCI_PM_VERSION_CTRL is 1b, then this field returns 011b indicating

revision 1.2 compatibility.

4.37 Power Management Control/Status Register

This register determines and changes the current power state of the bridge. No internal reset is generated

when transitioning from the D3hot state to the D0 state. See Table 4-19 for a complete description of the

PCI register offset:

4Ch

Read-only, Read/Write

Default value:

0008h

BIT NUMBER

RESET STATE

Table 4-19. Power Management Control/Status Register Description

BIT

FIELD NAME

ACCESS

DESCRIPTION

PME_STAT

PME status. This bit is read-only and returns 0b when read.

14:13

DATA_SCALE

Data scale. This 2-bit field returns 00b when read since the bridge does not use the data

12:9

DATA_SEL

Data select. This 4-bit field returns 0h when read since the bridge does not use the data

PME_EN

PME enable. This bit has no function and acts as scratchpad space. The default value for

this bit is 0b.

7:4

RSVD

Reserved. Returns 0h when read.

NO_SOFT_RESET

No soft reset. If bit 26 (PCI_PM_VERSION_CTRL) in the general control register (offset

D4h, see Section 4.65) is 0b, then this bit returns 0b for compatibility with version 1.1 of the

PCI Power Management Specification. If PCI_PM_VERSION_CTRL is 1b, then this bit

returns 1b indicating that no internal reset is generated and the device retains its

configuration context when transitioning from the D3hot state to the D0 state.

RSVD

Reserved. Returns 0b when read.

1:0

PWR_STATE

Power state. This 2-bit field determines the current power state of the function and sets the

function into a new power state. This field is encoded as follows:

00 = D0 (default)

01 = D1

10 = D2

11 = D3hot

Classic PCI Configuration Space

Submit Documentation Feedback

Product Folder Link(s): XIO2001

XIO2001IPNP 数据表(PDF) 59 Page - Texas Instruments

XIO2001IPNP 数据表(HTML) 59 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

XIO2001IPNP 数据表(PDF) 59 Page - Texas Instruments

XIO2001IPNP 数据表(HTML) 59 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载