XIO2001IPNP datasheet(29/131 Pages) TI

29 / 131 page

XIO2001

www.ti.com

SCPS212D – MAY 2009 – REVISED JANUARY 2010

A PCI Express MSI is generated based on the settings in the serial IRQ edge control register. If the

system is configured for edge mode, then an MSI message is sent when the corresponding serial IRQ

interface sample phase transitions from low to high. If the system is configured for level mode, then an

MSI message is sent when the corresponding IRQ status bit in the serial IRQ status register changes from

low to high.

The bridge has a dedicated SERIRQ terminal for all PCI bus devices that support serialized interrupts.

This SERIRQ interface is synchronous to the PCI bus clock input (CLK) frequency. The bridge always

generates a 17-phase serial IRQ stream. Internally, the bridge detects only 16 IRQ interrupts, IRQ0 frame

through IRQ15 frame. The IOCHCK frame is not monitored by the serial IRQ state machine and never

generates an IRQ interrupt or MSI message.

The multiple message enable (MM_EN) field determines the number of unique MSI messages that are

sent upstream on the PCI Express link. From 1 message to 16 messages, in powers of 2, are selectable.

If fewer than 16 messages are selected, then the mapping from IRQ interrupts to MSI messages is

aliased. Table 3-4 illustrates the IRQ interrupt to MSI message mapping based on the number of enabling

messages.

Table 3-4. IRQ Interrupt to MSI Message Mapping

IRQ

1 MESSAGE

2 MESSAGES

4 MESSAGES

16 MESSAGES

8 MESSAGES ENABLED

INTERRUPT

ENABLED

IRQ0

MSI MSG #0

IRQ1

MSI MSG #0

MSI MSG #1

IRQ2

MSI MSG #0

MSI MSG #2

IRQ3

MSI MSG #0

MSI MSG #1

MSI MSG #3

IRQ4

MSI MSG #0

MSI MSG #4

IRQ5

MSI MSG #0

MSI MSG #1

MSI MSG #5

IRQ6

MSI MSG #0

MSI MSG #2

MSI MSG #6

IRQ7

MSI MSG #0

MSI MSG #1

MSI MSG #3

MSI MSG #7

IRQ8

MSI MSG #0

MSI MSG #8

IRQ9

MSI MSG #0

MSI MSG #1

MSI MSG #9

IRQ10

MSI MSG #0

MSI MSG #2

MSI MSG #10

IRQ11

MSI MSG #0

MSI MSG #1

MSI MSG #3

MSI MSG #11

IRQ12

MSI MSG #0

MSI MSG #4

MSI MSG #12

IRQ13

MSI MSG #0

MSI MSG #1

MSI MSG #5

MSI MSG #13

IRQ14

MSI MSG #0

MSI MSG #2

MSI MSG #6

MSI MSG #14

IRQ15

MSI MSG #0

MSI MSG #1

MSI MSG #3

MSI MSG #7

MSI MSG #15

The MSI message format is compatible with the PCI Express request header format for 32-bit and 64-bit

memory write transactions. The system message and message number fields are included in bytes 0 and

1 of the data payload.

3.4.6

PCI Bus Clocks

The bridge has seven PCI bus clock outputs and one PCI bus clock input. Up to six PCI bus devices are

supported by the bridge.

Terminal PCLK66_SEL selects the default operating frequency. This signal works in conjunction with

terminal M66EN to determine the final output frequency. When PCLK66_SEL is asserted high then the

clock frequency will be either 66-MHz or 33-MHz depending on the state of M66EN. When M66EN is

asserted high then the clock frequency will be 66-MHz, when M66EN is de-asserted the clock frequency

Feature/Protocol Descriptions

Submit Documentation Feedback

Product Folder Link(s): XIO2001

XIO2001IPNP 数据表(PDF) 29 Page - Texas Instruments

XIO2001IPNP 数据表(HTML) 29 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

XIO2001IPNP 数据表(PDF) 29 Page - Texas Instruments

XIO2001IPNP 数据表(HTML) 29 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载