 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
XIO2001IPNP 数据表(PDF) 23 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
XIO2001IPNP 数据表(HTML) 23 Page - Texas Instruments |
|
|
23 / 131 page  V and DD_15 V DDA_15 REFCLK PERST 100 ms 100 ms V and DD_33 V DDA_33 PCIR XIO2001 www.ti.com SCPS212D – MAY 2009 – REVISED JANUARY 2010 3.1.1 Power-Up Sequence 1. Assert PERST to the device. 2. Apply 1.5-V and 3.3-V voltages. 3. Apply PCIR clamp voltage. 4. Apply a stable PCI Express reference clock. 5. To meet PCI Express specification requirements, PERST cannot be deasserted until the following two delay requirements are satisfied: – Wait a minimum of 100 ms after applying a stable PCI Express reference clock. The 100-ms limit satisfies the requirement for stable device clocks by the deassertion of PERST. – Wait a minimum of 100 ms after applying power. The 100-ms limit satisfies the requirement for stable power by the deassertion of PERST. See the power-up sequencing diagram in Figure 3-2. Figure 3-2. Power-Up Sequence Copyright © 2009–2010, Texas Instruments Incorporated Feature/Protocol Descriptions 23 Submit Documentation Feedback Product Folder Link(s): XIO2001 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
