数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HT68FU50 数据表(PDF) 110 Page - Holtek Semiconductor Inc

部件名 HT68FU50
功能描述  Enhanced I/O Flash Type MCU with EEPROM
PDF  244 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  HOLTEK [Holtek Semiconductor Inc]
网页  http://www.holtek.com
标志 HOLTEK - Holtek Semiconductor Inc

HT68FU50 数据表(HTML) 110 Page - Holtek Semiconductor Inc

Back Button HT68FU50 Datasheet HTML 106Page - Holtek Semiconductor Inc HT68FU50 Datasheet HTML 107Page - Holtek Semiconductor Inc HT68FU50 Datasheet HTML 108Page - Holtek Semiconductor Inc HT68FU50 Datasheet HTML 109Page - Holtek Semiconductor Inc HT68FU50 Datasheet HTML 110Page - Holtek Semiconductor Inc HT68FU50 Datasheet HTML 111Page - Holtek Semiconductor Inc HT68FU50 Datasheet HTML 112Page - Holtek Semiconductor Inc HT68FU50 Datasheet HTML 113Page - Holtek Semiconductor Inc HT68FU50 Datasheet HTML 114Page - Holtek Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 110 / 244 page
background image
HT68F20/HT68F30/HT68F40/HT68F50/HT68F60
HT68FU30/HT68FU40/HT68FU50/HT68FU60
Rev. 1.50
110
March 15, 2011
Timer/Counter Mode
To select this mode, bits TnM1 and TnM0 in the TMnC1
register should be set to 11 respectively. The
Timer/Counter Mode operates in an identical way to the
Compare Match Output Mode generating the same in-
terrupt flags. The exception is that in the Timer/Counter
Mode the TM output pin is not used. Therefore the
above description and Timing Diagrams for the Com-
pare Match Output Mode can be used to understand its
function. As the TM output pin is not used in this mode,
the pin can be used as a normal I/O pin or other
pin-shared function.
PWM Output Mode
To select this mode, bits TnM1 and TnM0 in the TMnC1
register should be set to 10 respectively and also the
TnIO1 and TnIO0 bits should be set to 10 respectively.
The PWM function within the TM is useful for applica-
tions which require functions such as motor control,
heating control, illumination control etc. By providing a
signal of fixed frequency but of varying duty cycle on the
TM output pin, a square wave AC waveform can be gen-
erated with varying equivalent DC RMS values.
As both the period and duty cycle of the PWM waveform
can be controlled, the choice of generated waveform is
extremely flexible. In the PWM mode, the TnCCLR bit
has no effect as the PWM period. Both of the CCRA and
CCRP registers are used to generate the PWM wave-
form, one register is used to clear the internal counter
and thus control the PWM waveform frequency, while
the other one is used to control the duty cycle. Which
register is used to control either frequency or duty cycle
is determined using the TnDPX bit in the TMnC1 regis-
ter. The PWM waveform frequency and duty cycle can
therefore be controlled by the values in the CCRA and
CCRP registers.
An interrupt flag, one for each of the CCRA and CCRP,
will be generated when a compare match occurs from
either Comparator A or Comparator P. The TnOC bit in
the TMnC1 register is used to select the required polar-
ity of the PWM waveform while the two TnIO1 and
TnIO0 bits are used to enable the PWM output or to
force the TM output pin to a fixed high or low level. The
TnPOL bit is used to reverse the polarity of the PWM
output waveform.
· 10-bit STM, PWM Mode, Edge-aligned Mode, T0DPX=0
CCRP
001b
010b
011b
100b
101b
110b
111b
000b
Period
128
256
384
512
640
768
896
1024
Duty
CCRA
If fSYS = 16MHz, TM clock source is fSYS/4, CCRP = 100b and CCRA =128,
The STM PWM output frequency = (fSYS/4)/512=fSYS/2048 = 7.8125 kHz, duty = 128/512 = 25%.
If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty
is 100%.
· 10-bit STM, PWM Mode, Edge-aligned Mode, T0DPX=1
CCRP
001b
010b
011b
100b
101b
110b
111b
000b
Period
CCRA
Duty
128
256
384
512
640
768
896
1024
The PWM output period is determined by the CCRA register value together with the TM clock while the PWM duty cy-
cle is defined by the CCRP register value.
· 16-bit STM, PWM Mode, Edge-aligned Mode, T0DPX=0
CCRP
1~255
0
Period
CCRP
´ 256
65536
Duty
CCRA
If fSYS = 16MHz, TM clock source is fSYS/4, CCRP = 2 and CCRA =128,
The STM PWM output frequency = (fSYS/4)/(2
´256) = fSYS/2048 = 7.8125 kHz, duty = 128 / (2´512) = 25%.
If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty
is 100%.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com