MSP430F2012IN datasheet(41/91 Pages) TI

41 / 91 page

MSP430F20x3

MSP430F20x2

MSP430F20x1

www.ti.com

SLAS491G

– AUGUST 2005 – REVISED APRIL 2011

10-Bit ADC, External Reference (MSP430F20x2)

(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER

TEST CONDITIONS

VCC

MIN

MAX

UNIT

VeREF+ > VeREF-,

1.4

VCC

SREF1 = 1, SREF0 = 0

Positive external reference input

VeREF+

voltage range(2)

VeREF- ≤ VeREF+ ≤ VCC - 0.15 V,

1.4

SREF1 = 1, SREF0 = 1(3)

Negative external reference input

VeREF-

VeREF+ > VeREF-

1.2

voltage range(4)

Differential external reference

ΔVeREF

input voltage range

VeREF+ > VeREF-

(5)

1.4

VCC

ΔVeREF = VeREF+ - VeREF-

0 V

≤ VeREF+ ≤ VCC,

±1

SREF1 = 1, SREF0 = 0

IVeREF+

Static input current into VeREF+

2.2 V/3 V

µA

0 V

≤ VeREF+ ≤ VCC - 0.15 V ≤ 3 V,

SREF1 = 1, SREF0 = 1(3)

IVeREF-

Static input current into VeREF-

0 V

≤ VeREF- ≤ VCC

2.2 V/3 V

±1

µA

(1)

The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, CI, is also the

dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the

recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy.

(2)

The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced

accuracy requirements.

(3)

Under this condition, the external reference is internally buffered. The reference buffer is active and requires the reference buffer supply

current IREFB. The current consumption can be limited to the sample and conversion period with REBURST = 1.

(4)

The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced

accuracy requirements.

(5)

The accuracy limits the minimum external differential reference voltage. Lower differential reference voltage levels may be applied with

reduced accuracy requirements.

10-Bit ADC, Timing Parameters (MSP430F20x2)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER

TEST CONDITIONS

VCC

MIN

TYP

MAX

UNIT

ADC10SR = 0

0.45

6.3

ADC10 input clock

For specified performance of

fADC10CLK

2.2 V/3 V

MHz

frequency

ADC10 linearity parameters

ADC10SR = 1

0.45

1.5

ADC10 built-in

ADC10DIVx = 0, ADC10SSELx = 0,

fADC10OSC

2.2 V/3 V

3.7

6.3

MHz

oscillator frequency

fADC10CLK = fADC10OSC

ADC10 built-in oscillator, ADC10SSELx = 0,

2.2 V/3 V

2.06

3.51

fADC10CLK = fADC10OSC

tCONVERT

Conversion time

µs

fADC10CLK from ACLK, MCLK or SMCLK,

ADC10DIVx

ADC10SSELx

≠ 0

1/fADC10CLK

Turn on settling time

tADC10ON

100

of the ADC(1)

(1)

The condition is that the error in a conversion started after tADC10ON is less than ±0.5 LSB. The reference and input signal are already

settled.

MSP430F2012IN 数据表(PDF) 41 Page - Texas Instruments

MSP430F2012IN 数据表(HTML) 41 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

数据表下载

链接网址

MSP430F2012IN 数据表(PDF) 41 Page - Texas Instruments

MSP430F2012IN 数据表(HTML) 41 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

数据表 下载

链接网址

数据表下载