数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

MSP430F2012IN 数据表(PDF) 63 Page - Texas Instruments

Click here to check the latest version.
部件名 MSP430F2012IN
功能描述  MIXED SIGNAL MICROCONTROLLER
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

MSP430F2012IN 数据表(HTML) 63 Page - Texas Instruments

Back Button MSP430F2012IN Datasheet HTML 59Page - Texas Instruments MSP430F2012IN Datasheet HTML 60Page - Texas Instruments MSP430F2012IN Datasheet HTML 61Page - Texas Instruments MSP430F2012IN Datasheet HTML 62Page - Texas Instruments MSP430F2012IN Datasheet HTML 63Page - Texas Instruments MSP430F2012IN Datasheet HTML 64Page - Texas Instruments MSP430F2012IN Datasheet HTML 65Page - Texas Instruments MSP430F2012IN Datasheet HTML 66Page - Texas Instruments MSP430F2012IN Datasheet HTML 67Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 91 page
background image
MSP430F20x3
MSP430F20x2
MSP430F20x1
www.ti.com
SLAS491G
– AUGUST 2005 – REVISED APRIL 2011
Table 25. Port P1 (P1.4 to P1.7) Pin Functions, MSP430F20x2
CONTROL BITS / SIGNALS(1)(2)
PIN NAME (P1.x)
x
FUNCTION
P1DIR.x
P1SEL.x
USIP.x
ADC10AE.x
INCHx
JTAG Mode
P1.4(3) input/output
0/1
0
N/A
0
N/A
0
N/A
0
1
N/A
0
N/A
0
SMCLK
1
1
N/A
0
N/A
0
P1.4/SMCLK/A4/
4
VREF+/VeREF+/TCK
A4(4)
X
X
N/A
1
4
0
VREF+/VeREF+(4)(5)
X
X
N/A
1
N/A
0
TCK(6)
X
X
N/A
X
X
1
P1.5(3) input/output
0/1
0
0
0
N/A
0
N/A
0
1
0
0
N/A
0
Timer_A2.TA0
1
1
0
0
N/A
0
P1.5/TA0/SCLK/A5/TMS
5
SCLK
X
X
1
0
N/A
0
A5(4)
X
X
X
1
5
0
TMS(6)
X
X
X
X
X
1
P1.6(3) input/output
0/1
0
0
0
N/A
0
Timer_A2.CCI1B
0
1
0
0
N/A
0
Timer_A2.TA1
1
1
0
0
N/A
0
P1.6/TA1/SDO/SCL/A6/TDI
6
SDO (SPI) / SCL (I2C)
X
X
1
0
N/A
0
A6(4)
X
X
X
1
6
0
TDI(6)
X
X
X
X
X
1
P1.7(3) input/output
0/1
0
0
0
N/A
0
N/A
0
1
0
0
N/A
0
DVSS
1
1
0
0
N/A
0
P1.7/SDI/SDA/A7/TDO/TDI
7
SDI (SPI) / SDA (I2C)
X
X
1
0
N/A
0
A7(4)
X
X
X
1
7
0
TDO/TDI(6)(7)
X
X
X
X
X
1
(1)
X = Don
't care
(2)
N/A = Not available or not applicable
(3)
Default after reset (PUC/POR)
(4)
Setting the ADC10AE.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when
applying analog signals.
(5)
The reference voltage is output if bit REFOUT in register ADC10CTL0 is set. An applied voltage is used as positive reference if bits
SREF0/1 in register ADC10CTL0 are set to 10 or 11.
(6)
In JTAG mode the internal pullup/down resistors are disabled.
(7)
Function controlled by JTAG.
Copyright
© 2005–2011, Texas Instruments Incorporated
63



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com