MSP430F2012IN datasheet(16/91 Pages) TI

16 / 91 page

MSP430F20x3

MSP430F20x2

MSP430F20x1

SLAS491G

– AUGUST 2005 – REVISED APRIL 2011

www.ti.com

Peripherals

Peripherals are connected to the CPU through data, address, and control busses and can be handled using all

instructions. For complete module descriptions, refer to the MSP430F2xx Family User

's Guide.

Oscillator and System Clock

The clock system is supported by the basic clock module that includes support for a 32768-Hz watch crystal

oscillator, an internal very-low-power low-frequency oscillator and an internal digitally-controlled oscillator (DCO).

The basic clock module is designed to meet the requirements of both low system cost and low power

consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 1

µs. The basic

clock module provides the following clock signals:

•

Auxiliary clock (ACLK), sourced either from a 32768-Hz watch crystal or the internal LF oscillator.

•

Main clock (MCLK), the system clock used by the CPU.

•

Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.

Table 11. DCO Calibration Data (Provided From Factory in Flash Information

Memory Segment A)

DCO FREQUENCY

CALIBRATION REGISTER

SIZE

ADDRESS

CALBC1_1MHZ

byte

010FFh

1 MHz

CALDCO_1MHZ

byte

010FEh

CALBC1_8MHZ

byte

010FDh

8 MHz

CALDCO_8MHZ

byte

010FCh

CALBC1_12MHZ

byte

010FBh

12 MHz

CALDCO_12MHZ

byte

010FAh

CALBC1_16MHZ

byte

010F9h

16 MHz

CALDCO_16MHZ

byte

010F8h

Brownout

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and

power off.

Digital I/O

There is one 8-bit I/O port implemented

—port P1—and two bits of I/O port P2:

•

All individual I/O bits are independently programmable.

•

Any combination of input, output, and interrupt condition is possible.

•

Edge-selectable interrupt input capability for all the eight bits of port P1 and the two bits of port P2.

•

Read/write access to port-control registers is supported by all instructions.

•

Each I/O has an individually programmable pullup/pulldown resistor.

Watchdog Timer (WDT+)

The primary function of the watchdog timer (WDT+) module is to perform a controlled system restart after a

software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog

function is not needed in an application, the module can be disabled or configured as an interval timer and can

generate interrupts at selected time intervals.

MSP430F2012IN 数据表(PDF) 16 Page - Texas Instruments

MSP430F2012IN 数据表(HTML) 16 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

数据表下载

链接网址

MSP430F2012IN 数据表(PDF) 16 Page - Texas Instruments

MSP430F2012IN 数据表(HTML) 16 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

数据表 下载

链接网址

数据表下载