MSP430F2012IN datasheet(20/91 Pages) TI

20 / 91 page

6 MHz

12 MHz

16 MHz

1.8 V

2.2 V

2.7 V

3.3 V

3.6 V

Supply Voltage −V

Supply voltage range,

during flash memory

programming

Supply voltage range,

during program execution

Legend :

MSP430F20x3

MSP430F20x2

MSP430F20x1

SLAS491G

– AUGUST 2005 – REVISED APRIL 2011

www.ti.com

Absolute Maximum Ratings

(1)

Voltage applied at VCC to VSS

-0.3 V to 4.1 V

Voltage applied to any pin(2)

-0.3 V to VCC + 0.3 V

Diode current at any device terminal

±2 mA

Unprogrammed device

-55

°C to 150°C

Tstg

Storage temperature(3)

Programmed device

-40

°C to 150°C

(1)

Stresses beyond those listed under

"absolute maximum ratings" may cause permanent damage to the device. These are stress ratings

only, and functional operation of the device at these or any other conditions beyond those indicated under

"recommended operating

conditions

" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2)

All voltages referenced to VSS. The JTAG fuse-blow voltage, VFB, is allowed to exceed the absolute maximum rating. The voltage is

applied to the TEST pin when blowing the JTAG fuse.

(3)

Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow

temperatures not higher than classified on the device label on the shipping boxes or reels.

Recommended Operating Conditions

MIN

NOM

MAX

UNIT

During program execution

1.8

3.6

VCC

Supply voltage

During flash program/erase

2.2

3.6

VSS

Supply voltage

I version

-40

Operating free-air temperature

°C

T version

-40

105

VCC = 1.8 V,

Duty cycle = 50%

± 10%

fSYSTE

VCC = 2.7 V,

Processor frequency (maximum MCLK frequency)(1)(2)

MHz

Duty cycle = 50%

± 10%

VCC ≥ 3.3 V,

Duty cycle = 50%

± 10%

(1)

The MSP430 CPU is clocked directly with MCLK. Both the high and low phase of MCLK must not exceed the pulse width of the

specified maximum frequency.

(2)

Modules might have a different maximum input clock specification. See the specification of the respective module in this data sheet.

Note:

Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum VCC

of 2.2 V.

Figure 1. Safe Operating Area

MSP430F2012IN 数据表(PDF) 20 Page - Texas Instruments

MSP430F2012IN 数据表(HTML) 20 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

数据表下载

链接网址

MSP430F2012IN 数据表(PDF) 20 Page - Texas Instruments

MSP430F2012IN 数据表(HTML) 20 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

数据表 下载

链接网址

数据表下载