WM8321 datasheet(57/253 Pages) WOLFSON

57 / 253 page

Production Data

WM8321

PD, February 2012, Rev 4.0

14.5 OTP / ICE INTERRUPTS

The OTP and ICE memories are associated with two Interrupt event flags.

The OTP_CMD_END_EINT interrupt is set each time an OTP / ICE Command has completed or if

OTP Auto-Program has completed. (See Section 14.4 for a definition of the OTP and ICE

Commands. See Section 14.6.3 for details of the OTP Auto-Program function.)

The OTP_ERR_EINT interrupt is set when an OTP / ICE Error has occurred. The errors detected

include ICE Read Failure, OTP Verify Failure and attempted OTP Write to a page that has been

‘Finalised’.

Each of these secondary interrupts triggers a primary OTP Memory Interrupt, OTP_INT (see

Section 23). This can be masked by setting the mask bit(s) as described in Table 25.

ADDRESS

BIT

LABEL

DESCRIPTION

R16402

(4012h)

Interrupt Status

OTP_CMD_END_EINT

OTP / ICE Command End interrupt

(Rising Edge triggered)

Note: Cleared when a ‘1’ is written.

OTP_ERR_EINT

OTP / ICE Command Fail interrupt

(Rising Edge triggered)

Note: Cleared when a ‘1’ is written.

R16410

(401Ah)

Interrupt Status

2 Mask

IM_OTP_CMD_END_EINT

Interrupt mask.

0 = Do not mask interrupt.

1 = Mask interrupt.

Default value is 1 (masked)

IM_OTP_ERR_EINT

Interrupt mask.

0 = Do not mask interrupt.

1 = Mask interrupt.

Default value is 1 (masked)

Table 25 OTP Memory Interrupts

14.6 DCRW MEMORY CONTENTS

The DCRW is the ICE/OTP Register Window, as described in Section 14.2. Under normal operating

conditions, this memory area is initialised with data from the integrated OTP or an external ICE

memory. The DCRW memory addresses range from R30720 (7800h) to R30759 (7827h). The

complete register map definition is described in Section 28.

The register fields in the DCRW allow the start-up configuration of the DC-DC Converters, the LDO

Regulators, GPIO pins 1-6 and Status LED outputs to be programmed. The DCRW also provides

control of selected Clocking functions and the Start-Up (SYSOK) voltage threshold.

Most of the DCRW contents are duplicates of control registers that exist in the main register area

below the DCRW addresses. In theses cases, reading or writing to either address will have the same

effect.

Some register fields are defined only in the DCRW area; a detailed description of these fields is

provided in the following sub-sections.

14.6.1 DCRW PAGE 0

Page 0 of the DCRW occupies register addresses R30720 (7800h) to R30727 (7807h). This contains

factory-preset data which is loaded from OTP when an ‘ON’ state transition is scheduled.

Page 0 of the DCRW contains a 128-bit unique ID. Note that these fields are Read-Only in the OTP

and cannot be changed.

WM8321 数据表(PDF) 57 Page - Wolfson Microelectronics plc

WM8321 数据表(HTML) 57 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载