CS1630-FSZ datasheet(50/56 Pages) APEX

50 / 56 page

CS1630/31

DS954F2

6.43 Configuration 62 (Config62) – Address 94

6.44 CRC Tag (CRC_TAG) – Address 102

CRC Tag register used by the communication system. To activate the use of this register the CRC bit must be

programmed to ‘1’ (see "Configuration 38 (Config38) – Address 70" on page 39). The correct CRC value is ob-

tained by computing the CRC for all the registers from address 0 through 95. This includes all the reserved set-

tings which have been factory programmed.

654

CH2_OFF2

CH2_OFF1

CH2_OFF0

CH1_OFF2

CH1_OFF1

CH1_OFF0

BST_LLP1

BST_LLP0

Number

Name

Description

[7:5]

CH2_OFF[2:0]

Sets fixed offset delay for ZCD comparator and other path delays in order to

get correct T2 measurements for channel 2. Adjusting CH2_OFF[2:0] correctly

is necessary to achieve accurate and predictable output currents across the

entire dimming range.The offset delay is given by:

[4:2]

CH1_OFF[2:0]

Sets fixed offset delay for ZCD comparator and other path delays in order to

get correct T2 measurements for channel 1. Adjusting CH1_OFF[2:0] correctly

is necessary to achieve accurate and predictable output currents across the

entire dimming range. The offset delay is given by:

[1:0]

BST_LLP[1:0]

Sets the minimum value VLLPMin(th) by which the boost output voltage needs to

be below the AC line voltage to trigger an LLP fault.

00 = 80V for 120V applications; 160V for 230V applications

01 = 40V for 120V applications; 80V for 230V applications

10 = 20V for 120V applications; 40V for 230V applications

11 = 10V for 120V applications; 20V for 230V applications

654

CH2_OFF[2:0] 50ns



CH1_OFF[2:0] 50ns



CS1630-FSZ 数据表(PDF) 50 Page - Cirrus Logic

CS1630-FSZ 数据表(HTML) 50 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载