数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS9211 数据表(PDF) 37 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部件名 CS9211
功能描述  Geode CS9211 Graphics Companion Flat Panel Display Controller
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NSC [National Semiconductor (TI)]
网页  http://www.national.com
标志 NSC - National Semiconductor (TI)

CS9211 数据表(HTML) 37 Page - National Semiconductor (TI)

Back Button CS9211 Datasheet HTML 33Page - National Semiconductor (TI) CS9211 Datasheet HTML 34Page - National Semiconductor (TI) CS9211 Datasheet HTML 35Page - National Semiconductor (TI) CS9211 Datasheet HTML 36Page - National Semiconductor (TI) CS9211 Datasheet HTML 37Page - National Semiconductor (TI) CS9211 Datasheet HTML 38Page - National Semiconductor (TI) CS9211 Datasheet HTML 39Page - National Semiconductor (TI) CS9211 Datasheet HTML 40Page - National Semiconductor (TI) CS9211 Datasheet HTML 41Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 62 page
background image
Revision 2.1
37
www.national.com
Functional Description (Continued)
Figure 3-13. Panel Power Sequence
23
PWRUP_PHASE_2
Panel Power-Up Phase 2: Selects the interval between enabling FP_VDDEN to enabling panel data
and control signals. 0 = 32 ms ±1.0 ms; 1 = 128 ms ±4.0 ms.
22
PWRUP_PHASE_1
Panel Power-Up Phase 1: Selects the interval between enabling the panel data signals to enabling
FP_VCONEN. 0 = 32 ms ±1.0 ms; 1 = 128 ms ±4.0 ms.
21
PWRUP_PHASE_0
Panel Power-Up Phase 0: Selects the interval between disabling FP_VCONEN to disabling DIS-
POFF#. This bit is ineffective if independent DISPOFF# control is selected by bit 25.
0 = 32 ms ±1.0 ms; 1 = 128 ms ±4.0 ms.
20
PWRDN_PHASE_0
Panel Power-Down Phase 0: Selects the interval between disabling panel DISPOFF# to disabling
FP_VCONEN. See Figure 3-13 on page 37. This bit is ineffective if independent DISPOFF# control is
selected by bit 25. 0 = 32 ms ±1.0 ms; 1 = 128 ms ±4.0 ms.
19
PWRDN_PHASE_1
Panel Power-Down Phase 1: Selects the interval between disabling FP_VCONEN to disabling the
panel data signals. See Figure 3-13 "Panel Power Sequence" on page 37.
0 = 32 ms ±1.0 ms; 1 = 128 ms ±4.0 ms.
18
PWRDN_PHASE_2
Panel Power-Down Phase 2: Selects the interval between disabling the panel data signals to dis-
abling panel FP_VDDEN. See Figure 3-13 "Panel Power Sequence" on page 37.
0 = 32 ms ±1.0 ms; 1 = 128 ms ±4.0 ms.
Table 3-18. Power Sequence Control Bits (Continued)
Bit
Name
Description
FP_VDDEN
FP_VCONEN
DISPOFF#
Data and
Control
Signal
bit 23
bit 18
tU1
tU2
tU3
tD3
tD2
tD1
bit 19
bit 20
bit 21
bit 22



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com