CS9211 datasheet(51/62 Pages) NSC

51 / 62 page

Revision 2.1

www.national.com

Electrical Specifications (Continued)

5.5

AC CHARACTERISTICS

The following tables list the AC characteristics including

output delays, input setup requirements, input hold require-

ments and output float delays. The rising-clock-edge refer-

ence level VREF and other reference levels are shown in

Table 5-6. Input or output signals must cross these levels dur-

ing testing.

Input setup and hold times, illustrated in Figure 5-1, are

specified minimums that define the smallest acceptable

sampling window for which a synchronous input signal must

be stable for correct operation. The output delay time has a

minimum and a maximum, also illustrated in Figure 5-1.

Figure 5-1. Drive Level and Measurement Points for Switching Characteristics

Table 5-6. Drive Level and Measurement Points

for Switching Characteristics

Symbol

Voltage (V)

VREF

1.5

VIHD

3.0

VILD

0.0

CLK

OUTPUTS

INPUTS

VIHD

VILD

VREF

Valid Input

Valid Output n+1

Valid Output n

VREF

VILD

VIHD

Min

Max

Legend: A = Maximum Output Delay Specification

B = Minimum Output Delay Specification

C = Minimum Input Setup Specification

D = Minimum Input Hold Specification

CS9211 数据表(PDF) 51 Page - National Semiconductor (TI)

CS9211 数据表(HTML) 51 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

数据表下载

链接网址

CS9211 数据表(PDF) 51 Page - National Semiconductor (TI)

CS9211 数据表(HTML) 51 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

数据表 下载

链接网址

数据表下载