THS8083APZP datasheet(21/64 Pages) TI

21 / 64 page

2–7

Phase-

Frequency

Detector

Programmable

Divider

MUX

POL

PROG.

LOOP

FILTER

PFD_FREEZE

LOCK

to ADC

MUX

ADCCLK1

(see NOTE)

ADCCLK2

DTOCLK3

DTO

EXT_ADCCLK

Phase

Selector

INV2

HS_POL

TERM_CNT

PHASESEL

SEL_ADCCLK

DIV3

INV3

DIV2

PLLCLK

GAIN_N

GAIN_P

NOM_INC

SELCLK

DTO_DIS

Noise

Gate

HS_MS

HS_WIDTH

3 P

DISABLE_

DIV

Lock

Detection

Hysteresis

LD_THRESH

VCOCLK

(From Analog PLL)

NOTE: ADCCLK1 is used by the output formatter to generate the DATACLK1 output.

DHS_MODE

Compensated in Output

Formatter for Pipeline

Data Delay. Then Output

on Terminal DHS With

Polarity Determined by

<DHS_POL>.

PFD

Figure 2–6. Digital PLL

The device provides three clock outputs. One output signal, DATACLK1, is derived from the ADC clock output. It is

actually equal to the sampling clock, but compensated in phase so that its rising edge always corresponds to the

center valid region of the output data. Output data timing (setup/hold) is specified with respect to this rising edge.

Therefore, DATACLK1 is typically used for clocking the THS8083A’s output data. The frequency of DATACLK1 is

either equal to, or one half the sampling clock, depending on the operation mode of the output formatter. When the

THS8083A is clocked with an external sampling clock, this external clock is used as the source to generate

DATACLK1 in the output formatter.

The second clock output, ADCCLK2, is equal to the ADC sampling clock, but can optionally be divided by 2 and

inverted.

The third clock output, DTOCLK3, is always derived from the PLL output clock, irrespective of the use of an external

sampling clock on EXT_ADCCLK. So, when operating with an external sampling clock, the DTOCLK3 output can be

used to generate a second, possibly asynchronous, clock signal in either open or closed loop operation locked to a

reference HS input. Also, DTOCLK3 can be optionally divided by 2 and inverted.

The divide and invert functions are implemented to enable a two-part master/slave operation in case sampling speeds

higher than 80 MSPS are required. In this case, the master uses its PLL to generate a line-locked clock, and its inverse

is used by the second slave device as an external sampling clock.

THS8083APZP 数据表(PDF) 21 Page - Texas Instruments

THS8083APZP 数据表(HTML) 21 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

数据表下载