 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
THS8083APZP 数据表(PDF) 31 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
THS8083APZP 数据表(HTML) 31 Page - Texas Instruments |
|
|
31 / 64 page  3–7 3.2.9 Register Name: SELCLK Subaddress: 08 (R/W) X X X X X X SELCLK1 SELCLK0 MSB LSB SELCLK[1..0]: Selects a clock divider on the DTO output, as shown below: Default: 0x01, corresponds to DTO divider = 2 Depending on the desired output clock frequency, SELCLK must be programmed as follows for VCODIV=8: SEL_CLK[1..0] DIVIDER CLKDIV Output Clock Range (MHz) 00 Illegal – 01 (default) 2 107 – 57.5 10 4 57.5 – 28.5 11 8 28.5 – 14.25 When an output frequency lower than 14.25 MHz is desired, VCODIV needs to be lowered to 7. For a given VCODIV and desired output frequency, the NOM_INC setting changes as follows according to the formula in Appendix A. 3.2.10 Register Name: PHASESEL Subaddress: 09 (R/W) X X X PHASESEL4 MSB LSB PHASESEL3 PHASESEL2 PHASESEL1 PHASESEL0 PHASESEL[4..0]: Sets the phase for the DTO clock output Default: 0x10, corresponding to a phase shift = 180 degrees 3.2.11 Register Name: PLLFILT Subaddress: 0A (R/W) X X GAIN_N2 MSB LSB GAIN_N1 GAIN_N0 GAIN_P2 GAIN_P1 GAIN_P0 GAIN_N[2..0]: PLL gain control: Sets the loop filter proportional time constant Default: 0x7 (highest gain – lowest time constant) GAIN_P[2..0]: PLL gain control: Sets the loop filter integrator time constant Default: 0x7 (highest gain – lowest time constant) NOTE: The higher the PLL gain setting, the less critical the initial DTO programming becomes since the device will have a wider lock-in range. However, once lock is acquired, any jitter on HS is amplified. Therefore, for high jitter sources, it is recommended to apply more filtering once lock is acquired to filter out this HS jitter. 3.2.12 Register Name: HS_WIDTH Subaddress: 0B (R/W) HS_WIDTH7 MSB LSB HS_WIDTH6 HS_WIDTH5 HS_WIDTH4 HS_WIDTH3 HS_WIDTH2 HS_WIDTH1 HS_WIDTH0 HS_WIDTH[7..0]: Sets the width in pixels for HS detection. If the width of the incoming HS is less than this number, it is ignored. The width in pixels of an incoming HS is incremented at each pixel following the active edge (of which the polarity can be programmed, see HS_POL) Default: 0x00 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
