THS8083APZP datasheet(25/64 Pages) TI

25 / 64 page

3–1

3 Register Definition

3.1

I2C Protocol

The THS8083A is a slave I2C device that supports both write and read. As shown in Table 3–1, I2C Register Map,

there are some status control registers that can only be read.

The device can support FAST I2C mode (SCL up to 400 kHz) when the DTO clock is running at over 25 MHz; at lower

DTO frequencies, only NORMAL I2C mode (SCL up to 100 kHz) is supported.

To discriminate between write and read operations, the device is addressed at separate device addresses. There is

an automatic internal subaddress increment counter to efficiently write/read multiple bytes in the register map during

one write/read operation. Furthermore, bit 1 of the I2C device address is dependent upon the I2CA pin setting, as

follows:

If address selecting pin I2CA = 0, then

Write address is 40 hex (01000000)

Read address is 41 hex (01000001)

If address selecting pin I2CA = 1, then

Write address is 42 hex (01000010)

Read address is 43 hex (01000011)

3.1.1

Write Format

Slave address(w)

Subaddress

Data0

……

Data(N–1)

Start condition

Slave address(w)

0100000 (0x40) if I2CA=0 / 01000010 (0x42) if I2CA=1

Acknowledge. It is generated by THS8083A.

Subaddress

Subaddress of first register to write, length: 1 byte

Data0

First byte of data

Data(N–1)

Nth byte of data

Stop condition

THS8083APZP 数据表(PDF) 25 Page - Texas Instruments

THS8083APZP 数据表(HTML) 25 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

数据表下载