数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

THS8083APZP 数据表(PDF) 22 Page - Texas Instruments

部件名 THS8083APZP
功能描述  TRIPLE 8 BIT 80 MSPS 3.3V VIDEO AND GRAPHICS
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

THS8083APZP 数据表(HTML) 22 Page - Texas Instruments

Back Button THS8083APZP Datasheet HTML 18Page - Texas Instruments THS8083APZP Datasheet HTML 19Page - Texas Instruments THS8083APZP Datasheet HTML 20Page - Texas Instruments THS8083APZP Datasheet HTML 21Page - Texas Instruments THS8083APZP Datasheet HTML 22Page - Texas Instruments THS8083APZP Datasheet HTML 23Page - Texas Instruments THS8083APZP Datasheet HTML 24Page - Texas Instruments THS8083APZP Datasheet HTML 25Page - Texas Instruments THS8083APZP Datasheet HTML 26Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 64 page
background image
2–8
2.7
Output Formatter
This block enables either a 4:4:4 24-bit output or a 4:4:4 48-bit output at half the pixel clock, or a 4:2:2 16-bit output
useful for YUV digitizing (ITU.BT-601 style). In the latter case, an 8-bit port is used for the Y output while a second
8-bit port is used alternately for Cr or Cb. As per ITU BT-601, Cb is the first video data word for each line, as shown
in Figure 2-7.
The first color sample after an incoming HS is Cb. The output signal DHS is synchronized to the first pixel of a line
and can therefore be used to uniquely identify Cb from Cr output data in down-sampled modes.
Cb
Cr
Cb
Cr
Cb
YY
Y
Y
Y
2 Channels
3 Channels
Cr (R-Y or V)
Cb (or B-Y or U)
Sampling Format
Y
X
Y
On Ch1 Bus A
Output
On Ch2 Bus A
Output
Other Outputs HI-Z
Output Format
t
Output Formatter Combines Ob
and Cr On Single Output Bus
Figure 2–7. Output Formatter
2.8
Power Down
Three power down modes are defined in the I2C power-down register, :
Chip power down: PWDN_ALL
When PWDN_ALL=1, all analog circuits are powered down except the internal bandgap reference, the
circuit that generates the clamping voltages and the sync reference voltage. All these are kept active for
the composite sync slicer that remains active during power down. The clock frequency of the digital circuitry
is lowered to reduce power consumption when in power down.
Internal reference power down: PWDN_REF
When PWDN_REF=1, bottom and top references (VREFB, VREFT) on all channels become inputs and
should be externally driven.
Bandgap reference power down: PWDN_BGAP
When PWDN_BGAP=1, the internal bandgap reference voltage is inactive and terminal VMID should be
externally driven.
Additionally, the DTO circuitry can be disabled:
DTO power down: DTO_DIS
When DTO_DIS=1, the DTO frequency is lowered to reduce power dissipation. This feature can be
activated when an external sampling clock is used (EXT_ADCCLK).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com