| 数据搜索系统,热门电子元器件搜索 |
|
ADE9078 数据表(PDF) 99 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADE9078 数据表(HTML) 99 Page - Analog Devices |
|
99 / 108 page ![]() ADE9078 Data Sheet Rev. 0 | Page 98 of 107 Addr. Name Bits Bit Name Settings Description Reset Access [14:12] VA_DIN VA channel data can be selected from all channels. The bit descriptions for 000b through 110b match VC_DIN. When the value is equal to 111b then: 0x7 R/W 111 VA ADC data. [11:9] IN_DIN IN channel data can be selected from all channels. The bit descriptions for 000b through 110b match VC_DIN. When the value is equal to 111b then: 0x7 R/W 111 IN ADC data. [8:6] IC_DIN IC channel data can be selected from all channels. The bit descriptions for 000b through 110b match VC_DIN. When the value is equal to 111b then: 0x7 R/W 111 IC ADC data. [5:3] IB_DIN IB channel data can be selected from all channels. The bit descriptions for 000b through 110b match VC_DIN. When the value is equal to 111b then: 0x7 R/W 111 IB ADC data. [2:0] IA_DIN IA channel data can be selected from all channels. The bit descriptions for 000b through 110b match VC_DIN. When the value is equal to 111b then: 0x7 R/W 111 IA ADC data. 0x425 CF_LCFG [31:23] RESERVED Reserved. 0x0 R 22 CF4_LT If this bit is set, the CF4 pulse width is determined by the CF_LTMR register value. If this bit = 0, the active low pulse width is set at 80 ms for frequencies lower than 6.25 Hz. 0x0 R/W 21 CF3_LT If this bit is set, the CF3 pulse width is determined by the CF_LTMR register value. If this bit = 0, the active low pulse width is set at 80 ms for frequencies lower than 6.25 Hz. 0x0 R/W 20 CF2_LT If this bit is set, the CF2 pulse width is determined by the CF_LTMR register value. If this bit = 0, the active low pulse width is set at 80 ms for frequencies lower than 6.25 Hz. 0x0 R/W 19 CF1_LT If this bit is set, the CF1 pulse width is determined by the CF_LTMR register value. If this bit = 0, the active low pulse width is set at 80 ms for frequencies lower than 6.25 Hz. 0x0 R/W [18:0] CF_LTMR If the CFx_LT bit in CF_LCFG register is set, this value determines the active low pulse width of the CFx pulse. 0x0 R/W 0x472 PART_ID [31:22] RESERVED Reserved. 0x0 R 21 AD73370_ID This bit is set to identify an AD73370 IC. 0x0 R 20 ADE9000_ID This bit is set to identify an ADE9000 IC. 0x0 R [19:17] RESERVED Reserved. 0x0 R 16 ADE9004_ID This bit is set to identify an ADE9004 IC. 0x0 R [15:0] RESERVED Reserved. 0x0 R |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |