| 数据搜索系统,热门电子元器件搜索 |
|
L3GD20H 数据表(PDF) 14 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L3GD20H 数据表(HTML) 14 Page - STMicroelectronics |
|
14 / 52 page ![]() Mechanical and electrical specifications L3GD20H 14/52 DocID023469 Rev 2 2.4.2 I2C - Inter IC control interface Subject to general operating conditions for Vdd and Top. Figure 4. I2C slave timing diagram(e) Table 7. I2C slave timing values Symbol Parameter I2C standard mode(1) I2C fast mode (1) Unit Min. Max. Min. Max. f (SCL) SCL clock frequency 0 100 0 400 kHz t w(SCLL) SCL clock low time 4.7 1.3 μs t w(SCLH) SCL clock high time 4.0 0.6 t su(SDA) SDA setup time 250 100 ns t h(SDA) SDA data hold time 0 3.45 0 0.9 μs t r(SDA) t r(SCL) SDA and SCL rise time 1000 20 + 0.1C b (2) 300 ns t f(SDA) t f(SCL) SDA and SCL fall time 300 20 + 0.1C b (2) 300 t h(ST) START condition hold time 4 0.6 μs t su(SR) Repeated START condition setup time 4.7 0.6 t su(SP) STOP condition setup time 4 0.6 t w(SP:SR) Bus free time between STOP and START condition 4.7 1.3 1. Data based on standard I 2 C protocol requirement, not tested in production. 2. Cb = total capacitance of one bus line, in pF. e. Measurement points are done at 0.2· Vdd_IO and 0.8· Vdd_IO, for both ports. SDA SCL tf(SDA) tsu(SP) tw(SCLL) tsu(SDA) tr(SDA) tsu(SR) th(ST) tw(SCLH) th(SDA) tr(SCL) tf(SCL) tw(SP:SR) START REPEATED START STOP START |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |