A8603KESTR-R datasheet(6/42 Pages) ALLEGRO

6 / 42 page

Multiple-Output Regulator for

Automotive LCD Displays

A8603

Allegro MicroSystems, LLC

115 Northeast Cutoff

Worcester, Massachusetts 01615-0036 U.S.A.

1.508.853.5000; www.allegromicro.com

Characteristics

Symbol

Test Conditions

Min.

Typ.

Max.

Unit

INPUT VOLTAGE AND CURRENT

Input Voltage

VIN

•

–

VIN Pin Undervoltage Lockout

(UVLO) Threshold

VUVLO

VIN rising

•

–

2.8

2.9

VIN Pin UVLO Hysteresis

VUVLO(HYS)

–

0.15

0.25

BIAS Voltage

VBIAS

Internal BIAS regulator, EN = high

–

2.8

–

Shutdown BIAS Current [1]

IVINBIAS(SD) Current into VIN pin, EN = low

•

–

µA

Standby BIAS Current

IVINBIAS(STB) EN = high, output disabled

–

Operating BIAS Current

IVINBIAS(OP) EN = high, output enabled

–

BOOST SWITCH

Switch Peak Current Limit

ISWILIM

Cycle-by-cycle current limit

•

2.2

2.6

Switch Secondary Current Limit

ISWILIM2

Trips SW_OCP fault if exceeded

–

3.7

–

Switch On-Resistance

RDS(on)

ISW = 0.4 A

–

0.4

0.7

Switch Minimum On-Time

tON(MIN)

•

–

120

Switch Minimum Off-Time

tOFF(MIN)

•

–

100

SW Pin Leakage Current

ISW(LKG)

VSW = 5 V, EN = low

–

0.1

–

µA

VOUT Pin Leakage Current

IOUT(LKG)

VOUT = 5 V, EN = low

–

0.1

–

µA

VOUT = 10 V, EN = low

–

µA

SW Pin Overvoltage Protection

Threshold

VSW(OVP)

Measured from SW to GND

•

18.6

SW OVP Detection Time [2]

tSW(OVP)

Minimum pulse width required for VSW ≥

VSW(OVP) to be detected as SW OVP

–

SW OVP to Shutdown Delay [2]

tFAULT(OVP) Delay from SW OVP to FAULT = L

–

2.5

µs

SWITCHING FREQUENCY/SYNCHRONIZATION

FSET_SYNC Pin Voltage

VFSETSYNC

Without using external synchronization signal

–

0.64

–

FSET_SYNC Pin Current

IFSETSYNC

–

140

µA

Switching Frequency

fSW

RFSET_SYNC = 5.1 kΩ

•

1.8

2.2

MHz

Synchronization Frequency

fSYNC

External logic sugnal connected to FSET_

SYNC pin

•

0.35

–

2.25

MHz

Synchronization Minimum On-Time

tSYNC(ON)

•

150

–

Synchronization Minimum Off-Time

tSYNC(OFF)

•

150

–

Switching Frequency Dithering

Range

ΔfSW0

No external synch, REG0x10 = ‘00b’

–

No external synch, REG0x10 = ‘01b’

–

No external synch, REG0x10 = ‘10b’

–

No external synch, REG0x10 = ‘11b’

–

ELECTRICAL CHARACTERISTICS [1]: Valid at VIN = 5 V, EN = high, fSW = 2 MHz, VAVDD = 10 V, VVGH1 = 20 V, VVGL = –8 V, TJ = TA = 25°C,

except • indicates specifications guaranteed for TJ = TA = −40°C to 125°C, unless otherwise specified

Continued on the next page…

A8603KESTR-R 数据表(PDF) 6 Page - Allegro MicroSystems

A8603KESTR-R 数据表(HTML) 6 Page - Allegro MicroSystems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

数据表下载