 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
COP8-REF-AM 数据表(PDF) 35 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
COP8-REF-AM 数据表(HTML) 35 Page - National Semiconductor (TI) |
|
|
35 / 83 page  12.0 Timers (Continued) 12.4 TIMER T2 OPERATION IN IDLE MODE Timer T2 has a special mode that allows it to be operated in IDLE mode. To use this mode, T2 must be configured as a high speed timer, by setting T2HS = 1, and, also, configured to run in the IDLE mode by setting the T2IDLE bit to 1 in the HSTCR register. Table 16 shows the modes of operation allowed for T2 during the IDLE mode. All the T2 modes are allowed except the following: • Using the instruction cycle clock (t c) • PWM: TxA Toggle T2 should not be left in this special mode when entering HALT. The T2IDLE bit must be reset to 0 before entering the HALT mode to ensure that T2 remains in the same state when exiting HALT as it was prior to entering HALT. TABLE 16. Timer T2 Mode Control Bits in IDLE Mode Mode TxC3 TxC2 TxC1 Description Interrupt A Source Interrupt B Source Timer Counts On 1 1 0 1 Not Allowed 1 0 0 PWM: No TxA Toggle Autoreload RA Autoreload RB MCLK 2 0 0 0 External Event Counter Timer Underflow Pos. TxB Edge TxA Pos. Edge 0 0 1 External Event Counter Timer Underflow Pos. TxB Edge TxA Neg. Edge 3 0 1 0 Captures: Pos. TxA Edge Pos. TxB Edge MCLK TxA Pos. Edge or Timer TxB Pos. Edge Underflow 1 1 0 Captures: Pos. TxA Pos.TxB MCLK TxA Pos. Edge Edge or Timer Edge TxB Neg. Edge Underflow 0 1 1 Captures: Neg. TxA Pos. TxB MCLK TxA Neg. Edge Edge or Timer Edge TxB Pos. Edge Underflow 1 1 1 Captures: Neg. TxA Neg. TxB MCLK TxA Neg. Edge Edge or Timer Edge TxB Neg. Edge Underflow 12.4.1 Timer T2 Clocking Scheme Table 17 shows the relationship between the T2 clock, the Processor clock, and the T0 clock. Note that the T2 clock is always equal to the processor clock frequency when en- abled. TABLE 17. Timer T2 Clocking Scheme Device Clock Mode Idle Mode T0 Clock Procesor Clock T2 Clock if T2IDLE = 1 T2 Clock if T2IDLE = 0 High Speed 0 HS Clock HS Clock HS Clock HS Clock 1 HS Clock Off HS Clock Off Dual Clock 0 LS Clock HS Clock HS Clock HS Clock 1 LS Clock Off HS Clock Off Low Speed 0 LS Clock LS Clock LS Clock LS Clock 1 LS Clock Off LS Clock Off www.national.com 35 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
